SCLS400G - APRIL 1998 - REVISED APRIL 2005

- 2-V to 5.5-V V<sub>CC</sub> Operation
- Max t<sub>pd</sub> of 7.5 ns at 5 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
  <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
  >2.3 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Support Mixed-Mode Voltage Operation on All Ports
- Contain Four Flip-Flops With Double-Rail Outputs
- Applications Include:
  - Buffer/Storage Registers
  - Shift Registers
  - Pattern Generators
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

#### description/ordering information

The 'LV175A devices are quadruple D-type flip-flops designed for 2-V to 5.5-V  $V_{CC}$  operation.


These devices have a direct clear (CLR) input and feature complementary outputs from each flip-flop.

	(10		
CLR [ 1Q [ 1Q [ 2D [ 2Q [ 2Q [	2 3 4 5	16 15 14 13 12 11 10	V <sub>CC</sub>   4Q   4Q   4D   3D   3Q   3Q
GND [		10 9	] 3Q ] CLK

SN54LV175A . . . J OR W PACKAGE SN74LV175A . . . D, DB, DGV, NS, OR PW PACKAGE

(TOP VIEW)

SN54LV175A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

TA	PACK	AGE <sup>†</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
		Tube of 40	SN74LV175AD	
	SOIC – D	Reel of 2500	SN74LV175ADR	LV175A
	SOP – NS	Reel of 2000	SN74LV175ANSR	74LV175A
4000 4 0500	SSOP – DB	Reel of 2000	SN74LV175ADBR	LV175A
–40°C to 85°C		Tube of 90	SN74LV175APW	
	TSSOP – PW	Reel of 2000	SN74LV175APWR	LV175A
		Reel of 250	SN74LV175APWT	
	TVSOP – DGV	Reel of 2000	SN74LV175ADGVR	LV175A
	CDIP – J	Tube of 25	SNJ54LV175AJ	SNJ54LV175AJ
–55°C to 125°C	CFP – W	Tube of 150	SNJ54LV175AW	SNJ54LV175AW
	LCCC – FK	Tube of 55	SNJ54LV175AFK	SNJ54LV175AFK

#### **ORDERING INFORMATION**

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2005, Texas Instruments Incorporated

#### SN54LV175A, SN74LV175A **QUADRUPLE D-TYPE FLIP-FLOPS** WITH CLEAR SCLS400G – APRIL 1998 – REVISED APRIL 2005


#### description/ordering information (continued)

Information at the data (D) inputs meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock (CLK) pulse.

Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going edge of CLK. When CLK is at either the high or low level, the D input has no effect at the output.

	FUNCTION TABLE (each flip-flop)									
INPUTS OUTPUTS										
CLR	CLK	Q	Q							
L	Х	Х	L	Н						
н	$\uparrow$	Н	н	L						
н	$\uparrow$	L	L	Н						
н	L	Х	Q <sub>0</sub>	$\overline{Q}_0$						

#### logic diagram (positive logic)



**To Three Other Channels** 

Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.



SCLS400G - APRIL 1998 - REVISED APRIL 2005

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (see Note 1) Voltage range applied to any output in the high-		
or power-off state, $V_O$ (see Note 1)		–0.5 V to 7 V
Output voltage range, $V_O$ (see Notes 1 and 2)		
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)		
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0)		
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$		±25 mA
Continuous current through V <sub>CC</sub> or GND		±50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3):	: D package	73°C/W
	DB package	82°C/W
	DGV package	20°C/W
	NS package	64°C/W
	PW package	
Storage temperature range, T <sub>stg</sub>		–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 5.5 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51-7.



SCLS400G - APRIL 1998 - REVISED APRIL 2005

#### recommended operating conditions (see Note 4)

			SN54L	/175A	SN74L	.V175A	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2	5.5	2	5.5	V
		$V_{CC} = 2 V$	1.5		1.5		
	L Park Jacob Service and the ser	$V_{CC}$ = 2.3 V to 2.7 V	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		
VIH	High-level input voltage	$V_{CC}$ = 3 V to 3.6 V	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		V
		$V_{CC}$ = 4.5 V to 5.5 V	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		
		$V_{CC} = 2 V$		0.5		0.5	
V		$V_{CC}$ = 2.3 V to 2.7 V		$V_{CC}  imes 0.3$		$V_{CC} \times 0.3$	v
VIL	Low-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V
		V <sub>CC</sub> = 4.5 V to 5.5 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	
VI	Input voltage		0	5.5	0	5.5	V
VO	Output voltage		0	VCC	0	VCC	V
		$V_{CC} = 2 V$	5	-50		-50	μΑ
	LPak land and an entry	$V_{CC}$ = 2.3 V to 2.7 V	00	-2		-2	
ЮН	High-level output current	$V_{CC} = 3 V \text{ to } 3.6 V$	d'	-6		-6	mA
		$V_{CC}$ = 4.5 V to 5.5 V		-12		-12	
		$V_{CC} = 2 V$		50		50	μΑ
	Level and a device second	$V_{CC}$ = 2.3 V to 2.7 V		2		2	
IOL	Low-level output current	$V_{CC} = 3 V \text{ to } 3.6 V$		6		6	mA
		V <sub>CC</sub> = 4.5 V to 5.5 V		12		12	
		V <sub>CC</sub> = 2.3 V to 2.7 V		200		200	
$\Delta t / \Delta v$	Input transition rise or fall rate	V <sub>CC</sub> = 3 V to 3.6 V		100		100	ns/V
		V <sub>CC</sub> = 4.5 V to 5.5 V		20		20	
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics	over	recommended	operating	free-air	temperature	range	(unless
otherwise noted)					-	•	•

DADAMETED	TEAT CONDITIONS		SN54	4LV175A		SN74	LV175A	1	
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	I <sub>OH</sub> = -50 μA	2 V to 5.5 V	V <sub>CC</sub> -0.1			V <sub>CC</sub> -0.1			
Maria	$I_{OH} = -2 \text{ mA}$	2.3 V	2			2			V
∨он	I <sub>OH</sub> = -6 mA	3 V	2.48	4		2.48			V
	$I_{OH} = -12 \text{ mA}$	4.5 V	3.8	ĬE,	*	3.8			
	I <sub>OL</sub> = 50 μA	2 V to 5.5 V		ÌE I	0.1			0.1	
	I <sub>OL</sub> = 2 mA	2.3 V		,Q	0.4			0.4	
VOL	I <sub>OL</sub> = 6 mA	3 V		5	0.44			0.44	V
	I <sub>OL</sub> = 12 mA	4.5 V	00		0.55			0.55	
lj	$V_{I} = 5.5 V \text{ or GND}$	0 to 5.5 V	2		±1			±1	μA
ICC	$V_{I} = V_{CC} \text{ or } GND,  I_{O} = 0$	5.5 V			20			20	μΑ
l <sub>off</sub>	$V_{I} \text{ or } V_{O} = 0 \text{ to } 5.5 \text{ V}$	0			5			5	μA
Ci	$V_I = V_{CC}$ or GND	3.3 V		1.4			1.4		pF



SCLS400G - APRIL 1998 - REVISED APRIL 2005

#### timing requirements over recommended operating free-air temperature range, V<sub>CC</sub> = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 2	25°C	SN54L	V175A	SN74L	/175A	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Dulas duration	CLR low	6		6	~	6		
tw	Pulse duration	CLK high or low	6.5		7	N.M	7		ns
Γ.		Data	7		7.5	III.	7.5		
t <sub>su</sub>	Setup time before CLK↑	CLR inactive	7		7.5	v	7.5		ns
th	Hold time, data after $CLK^\uparrow$		0.5		1		1		ns

#### timing requirements over recommended operating free-air temperature range, V<sub>CC</sub> = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 2	25°C	SN54L	V175A	SN74L	/175A	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Dulas duration	CLR low	5		5	~	5		
tw	Pulse duration	CLK high or low	5		5	12.01	5		ns
		Data	5		5	JIV .	5		
<sup>t</sup> su	Setup time before CLK↑	CLR inactive	5		5	~	5		ns
th	Hold time, data after $CLK\uparrow$		1		1		1		ns

#### timing requirements over recommended operating free-air temperature range, V<sub>CC</sub> = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 2	25°C	SN54L	V175A	SN74L	/175A	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Dates denotion	CLR low	5		5	~	5		
tw	Pulse duration	CLK high or low	5		5	12.4	5		ns
		Data	4		4	Nr	4		
t <sub>su</sub>	Setup time before CLK↑	CLR inactive	5		5	v	5		ns
th	Hold time, data after $CLK\uparrow$		1		1		1		ns

#### switching characteristics over recommended operating $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1) free-air temperature range,

	FROM	то	LOAD	T,	ן = 25°C	;	SN54L	V175A	SN74L	/175A	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
4			C <sub>L</sub> = 15 pF	50*	105*		45*	2	45		N411-
f <sub>max</sub>			CL = 50 pF	40	80		35	15	35		MHz
	CLR	Any	0 45 - 5		7.9*	16.6*	1*	20*	1	20	
<sup>t</sup> pd	CLK	Any	CL = 15 pF		9.3*	18.8*	1*	22*	1	22	ns
	CLR	Any	0 50 - 5		10.4	21.6	S.	25.5	1	25.5	
<sup>t</sup> pd	CLK	Any	CL = 50 pF		12	23.3	01	27	1	27	ns
<sup>t</sup> sk(o)			C <sub>L</sub> = 50 pF			2	50			2	ns

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.



SCLS400G – APRIL 1998 – REVISED APRIL 2005

switching characteristics over recommended operating free-air temperature range,  $V_{CC}$  = 3.3 V  $\pm$  0.3 V (unless otherwise noted) (see Figure 1)

	FROM TO		FROM TO LOAD		T <sub>A</sub> = 25°C		SN54LV175A		SN74LV175A		
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
4			C <sub>L</sub> = 15 pF	90*	155*		75*	2	75		N 41 1-
fmax			C <sub>L</sub> = 50 pF	50	120		45	15	45		MHz
	CLR	Any	0 45 - 5		5.5*	10.1*	1*	12*	1	12	
<sup>t</sup> pd	CLK	Any	C <sub>L</sub> = 15 pF		6.5*	11.5*	1*	13.5*	1	13.5	ns
	CLR	Any	0 50 5		7.4	13.6	₹ C	15.5	1	15.5	
<sup>t</sup> pd	CLK	Any	C <sub>L</sub> = 50 pF		8.4	15	01	17	1	17	ns
<sup>t</sup> sk(o)			CL = 50 pF			1.5	24			1.5	ns

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

	FROM TO		LOAD	T <sub>A</sub> = 25°C			SN54LV175A		SN74LV175A		
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
4			C <sub>L</sub> = 15 pF	150*	215*		125*	2	125		N 41 1-
fmax			C <sub>L</sub> = 50 pF	85	165		75	1E	75		MHz
	CLR	Any	0.45.45		3.7*	6.4*	1*	7.5*	1	7.5	
<sup>t</sup> pd	CLK	Any	C <sub>L</sub> = 15 pF		4.6*	7.3*	1*	8.5*	1	8.5	ns
	CLR	Any	0 50 - 5		5.3	8.4	Q	9.5	1	9.5	
<sup>t</sup> pd	CLK	Any	C <sub>L</sub> = 50 pF		6	9.3	00	10.5	1	10.5	ns
<sup>t</sup> sk(o)			C <sub>L</sub> = 50 pF			1	4			1	ns

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

### noise characteristics, $V_{CC}$ = 3.3 V, $C_L$ = 50 pF, $T_A$ = 25°C (see Note 5)

		SN			
	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.3	0.8	V
VOL(V)	Quiet output, minimum dynamic V <sub>OL</sub>		-0.3	-0.8	V
VOH(V)	Quiet output, minimum dynamic V <sub>OH</sub>		3		V
VIH(D)	High-level dynamic input voltage	2.31			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.99	V

NOTE 5: Characteristics are for surface-mount packages only.


#### operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST CONDITIONS			UNIT
<u> </u>	Power dissipation capacitance	C. 50 mF	f 10 MU-	3.3 V	13.6	pF
Cpd		C <sub>L</sub> = 50 pF,	f = 10 MHz	5 V	14.5	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCLS400G - APRIL 1998 - REVISED APRIL 2005



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. C<sub>1</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E.  $t_{PIZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. tp7I and tp7H are the same as  $t_{en}$ .
- G.  $t_{PLL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

#### Figure 1. Load Circuit and Voltage Waveforms





10-Jun-2014

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV175AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV175A	Samples
SN74LV175ADG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV175A	Samples
SN74LV175ADGVR	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV175A	Samples
SN74LV175ADR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV175A	Samples
SN74LV175ANSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV175A	Samples
SN74LV175APW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV175A	Samples
SN74LV175APWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV175A	Samples
SN74LV175APWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV175A	Samples
SN74LV175APWT	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV175A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)



#### www.ti.com

## PACKAGE OPTION ADDENDUM

10-Jun-2014

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com

#### TAPE AND REEL INFORMATION

#### REEL DIMENSIONS

Texas Instruments





TAPE AND REEL INFORMATION

#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV175ADGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV175ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV175ANSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV175APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV175APWT	TSSOP	PW	16	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

Texas Instruments

www.ti.com

## PACKAGE MATERIALS INFORMATION

14-Jul-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV175ADGVR	TVSOP	DGV	16	2000	367.0	367.0	35.0
SN74LV175ADR	SOIC	D	16	2500	333.2	345.9	28.6
SN74LV175ANSR	SO	NS	16	2000	367.0	367.0	38.0
SN74LV175APWR	TSSOP	PW	16	2000	367.0	367.0	35.0
SN74LV175APWT	TSSOP	PW	16	250	367.0	367.0	35.0

## **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

#### DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  $\beta$ . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



## PW (R-PDSO-G16)

## PLASTIC SMALL OUTLINE



- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated