











INA128, INA129

SBOS051C-OCTOBER 1995-REVISED OCTOBER 2015

INA12x Precision, Low Power Instrumentation Amplifiers

Features

Low Offset Voltage: 50 µV Maximum

Low Drift: 0.5 µV/°C Maximum

Low Input Bias Current: 5 nA Maximum

High CMR: 120 dB minimum Inputs Protected to ±40 V

Wide Supply Range: ±2.25 V to ±18 V

Low Quiescent Current: 700 µA

8-PIN Plastic Dip, SO-8

Applications

- **Bridge Amplifier**
- Thermocouple Amplifier
- **RTD Sensor Amplifier**
- Medical Instrumentation
- **Data Acquisition**

3 Description

The INA128 and INA129 are low-power, general purpose instrumentation amplifiers offering excellent accuracy. The versatile 3-op amp design and small size make these amplifiers ideal for a wide range of applications. Current-feedback input circuitry provides wide bandwidth even at high gain (200 kHz at G = 100).

A single external resistor sets any gain from 1 to 10,000. The INA128 provides an industry-standard gain equation; the INA129 gain equation is compatible with the AD620.

The INA12x is laser-trimmed for very low offset voltage (50 μV), drift (0.5 μV/°C) and high commonmode rejection (120 dB at G ≥ 100). The INA12x operates with power supplies as low as ±2.25 V, and quiescent current is only 700 µA, ideal for batteryoperated systems. Internal input protection can withstand up to ±40 V without damage.

The INA12x is available in 8-pin plastic DIP and SO-8 surface-mount packages, specified for the -40°C to 85°C temperature range. The INA128 is also available in a dual configuration, the INA2128.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
INA128	SOIC (8)	3.91 mm × 4.9 mm
INA129	PDIP (8)	6.35 mm × 9.81 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic






Table of Contents

1	Features 1		7.4 Device Functional Modes	11
2	Applications 1	8	Application and Implementation	13
3	Description 1		8.1 Application Information	13
4	Revision History2		8.2 Typical Application	13
5	Pin Configuration and Functions	9	Power Supply Recommendations	16
6	Specifications		9.1 Low Voltage Operation	16
•	6.1 Absolute Maximum Ratings	10	Layout	18
	6.2 ESD Ratings		10.1 Layout Guidelines	18
	6.3 Recommended Operating Conditions 4		10.2 Layout Example	19
	6.4 Thermal Information	11	Device and Documentation Support	20
	6.5 Electrical Characteristics		11.1 Community Resources	20
	6.6 Typical Characteristics		11.2 Related Links	20
7	Detailed Description 11		11.3 Trademarks	<mark>2</mark> 0
	7.1 Overview 11		11.4 Electrostatic Discharge Caution	20
	7.2 Functional Block Diagram 11		11.5 Glossary	20
	7.3 Feature Description 11	12	Mechanical, Packaging, and Orderable Information	20

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (February 2005) to Revision C

Page


Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.

Submit Documentation Feedback Copyright © 1995–2015, Texas Instruments Incorporated



5 Pin Configuration and Functions

D and P Packages 8 Pin SOIC and PDIP Top View



Pin Functions

PIN		DESCRIPTION				
NO.	1/0	DESCRIPTION				
5	I	Reference input. This pin must be driven by low impedance or connected to ground.				
1,8	_	Gain setting pin. For gains greater than 1, place a gain resistor between pin 1 and pin 8.				
4	_	Negative supply				
7	_	Positive supply				
2	I	Negative input				
3	1	Positive input				
6	I	Output				
	NO. 5 1,8 4 7 2 3	NO. 5 I 1 1,8 — 4 — 7 — 2 I 3 I				

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
	Supply voltage		±18	V
	Analog input voltage		±40	V
	Output short circuit (to ground)		continuous	
	Operating temperature	-40	125	°C
	Junction temperature		150	°C
	Lead temperature (soldering, 10s)		300	°C
T _{stg}	Storage temperature	-55	125	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±50	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
V power supply	±2.25	±15	±18	V
Input common-mode voltage range for V _O = 0	V – +2 V		V + -2 V	
T _A operating temperature INA128-HT	- 55		175	°C
T _A operating temperature INA129-HT	-55		210	°C

6.4 Thermal Information

		INA	INA12x				
	THERMAL METRIC ⁽¹⁾	D (SOIC)	P (PDIP)	UNIT			
		8 PINS	8 PINS				
$R_{\theta JA}$	Junction-to-ambient thermal resistance	110	46.1	°C/W			
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	57	34.1	°C/W			
$R_{\theta JB}$	Junction-to-board thermal resistance	54	23.4	°C/W			
ΨЈТ	Junction-to-top characterization parameter	11	11.3	°C/W			
ΨЈВ	Junction-to-board characterization parameter	53	23.2	°C/W			

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

At TA = 25°C, VS = ± 15 V, RL = 10 k Ω , unless otherwise noted.

P	ARAMETER	TI	EST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT							
	Initial	T 250C	INA128P, U INA129P, U		±10±100/G	±50±500/G	/
	miliai	T _A = 25°C	INA128PA, UA INA129PA, UA		±25±100/G	±125±1000/G	μV
	T	$T_A = T_{MIN}$ to	INA128P, U INA129P, U		±0.2±2/G	±0.5±0/G	
Offset Voltage, RTI	vs Temperature	T _{MAX}	INA128PA, UA INA129PA, UA		±0.2±5/G	±1±20/G	μV/°C
	vs Power Supply	V _S = ±2.25 V to	INA128P, U INA129P, U		±0.2±20/G	±1±100/G	\/\/
		±18 V	INA128PA, UA INA129PA, UA			±2±200/G	μV/V
	Long-Term Stability				±0.1±3/g		μV/mo
	Differential				10 ¹⁰ 2		0 " "
Impedance	Common-Mode				10 ¹¹ 9		Ω pF
Common-Mode Voltage Range ⁽¹⁾		V = 0.V		(V+) - 2	(V+) - 1.4		V
Common-woa	e voltage Kange	$V_O = 0 V$		(V-) + 2	(V-) + 1.7		٧
Safe Input Vol	tage					±40	V

(1) Input common-mode range varies with output voltage - see Typical Characteristics.



Electrical Characteristics (continued)

At TA = 25°C, VS = ± 15 V, RL = 10 k Ω , unless otherwise noted.

	S , $VS = \pm 15 V$, $RL = 15 V$		TEST CONDITION		MIN	TYP	MAX	UNIT	
			G = 1	INA128P, U INA129P, U	80	86			
			G = 1	INA128PA, UA INA129PA, UA	73				
			G = 10	INA128P, U INA129P, U	100	106			
Common-Mode	2 Rejection	V _{CM} = ±13 V,	G = 10	INA128PA, UA INA129PA, UA	93			dB	
Common-wode	e rrejection	$\Delta R_S = 1 k\Omega$	G = 100	INA128P, U INA129P, U	120	125		uБ	
ı			0 = 100	INA128PA, UA INA129PA, UA	110				
ı			G = 1000	INA128P, U INA129P, U	120	130			
			0 = 1000	INA128PA, UA INA129PA, UA	110				
Bias Current			INA128P, U INA129P, U			±2	±5	nA	
Dias Guirein			INA128PA, U INA129PA, U				±10	10.0	
Bias Current vs	s Temperature					±30		pA/°C	
Offact Current			INA128P, U INA129P, U			±1	±5	nΛ	
Offset Current			INA128PA, U INA129PA, U				±10	nA	
Offset Current	vs Temperature					±30		pA/°C	
	f = 10 Hz					10			
Noise	f = 100 Hz	G = 1000, R _S =	00			8		nV/√Hz	
Voltage, RTI	f = 1 kHz	G = 1000, K _S =	022			8			
	f _B = 0.1 Hz to 10 Hz					0.2		μV_{PP}	
	f = 10 Hz			_		0.9		pA/√Hz	
Noise Current	f = 1 kHz			_		0.3		p/ (11 12	
	$F_B = 0.1 \text{ Hz to } 10 \text{ Hz}$					30		pA _{PP}	
GAIN									
Gain	INA128				1+	$(50 \text{ k}\Omega/\text{R}_{\text{G}})$			
Equation	INA129					1 + (49.4 kΩ/R _G)		V/V	
Range of Gain					1		10000	V/V	
		G = 1		INA128P, U INA129P, U		±0.01%	±0.024%		
				INA128PA, UA INA129PA, UA			±0.01%		
		G = 10		INA128P, U INA129P, U		±0.02%	±0.4%		
Gain Error		3 - 10		INA128PA, UA INA129PA, UA			±0.5%		
		G = 100		INA128P, U INA129P, U		±0.05%	±0.5%		
		G = 100		INA128PA, UA INA129PA, UA			±0.7%		
		G = 1000		INA128P, U INA129P, U		±0.5%	±1%		
		G = 1000		INA128PA, UA INA129PA, UA			±2%		



Electrical Characteristics (continued)

At TA = 25°C, VS = ± 15 V, RL = 10 k Ω , unless otherwise noted.

	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT	
Gain vs Temperature ⁽²⁾		G = 1			±1	±10	(90	
		50-kΩ (or 49.4-kΩ) Resista	nce ⁽²⁾⁽³⁾		±25	±100	ppm/°C	
		V .420V 0 4	V _O = ±13.6 V, G = 1		±0.0001	±0.001		
		$V_0 = \pm 13.6 \text{ V}, G = 1$	INA128PA, UA INA129PA, UA			±0.002		
		0.40	INA128P, U INA129P, U		±0.0003	±0.002		
Nonlinearity		G = 10	INA128PA, UA INA129PA, UA			±0.004	% of FSR	
		C 400	INA128P, U INA129P, U		±0.0005	±0.002		
		G = 100	INA128PA, UA INA129PA, UA			±0.004		
		G = 1000	·		±0.001			
⁽⁴⁾ OUTPUT								
Valtage	Positive	R _L = 10 kΩ		(V+) - 1.4	(V+) - 0.9		V	
Voltage	Negative	$R_L = 10 \text{ k}\Omega$	$R_L = 10 \text{ k}\Omega$				V	
Load Capacit	tance Stability				1000		pF	
Short Circuit	Current						mA	
FREQUENC	Y RESPONSE							
		G = 1	G = 1			1.3		
Bandwidth, -	0 4D	G = 10		700			kHz	
Danuwium, –	O UD	G = 100		200				
		G = 1000			20			
Slew Rate		$V_O = \pm 10 \text{ V}, G = 10$			4		V/µs	
		G = 1			7			
O-#1: T:	0.040/	G = 10			7			
Settling Time	9, 0.01%	G = 100			9		μs	
		G = 1000			80			
Overload Recovery 50% Overdrive					4		μs	
POWER SUF	PPLY							
Voltage Rang	ge			±2.25	±15	±18	V	
Current, Total		V _{IN} = 0 V			±700	±750	μΑ	
TEMPERATU	URE RANGE							
Specification				-40		85	°C	
Operating				-40		125	°C	

Specified by wafer test.

Submit Documentation Feedback


Copyright © 1995–2015, Texas Instruments Incorporated

Temperature coefficient of the 50 k Ω (or 49.4 k Ω) term in the gain equation. Nonlinearity measurements in G = 1000 are dominated by noise. Typical non-linearity is ±0.001%.



6.6 Typical Characteristics

At $T_A = 25$ °C, $V_S = \pm 15$ V, unless otherwise noted.








Figure 1. Gain vs Frequency









Figure 3. Positive Power Supply Rejection vs Frequency

Figure 4. Negative Power Supply Rejection vs Frequency







Figure 5. Input Common-Mode Range vs Output Voltage, $V_S = \pm 15 V$

Figure 6. Input Common-Mode Range vs Output Voltage, $V_S = \pm 5 V, \pm 2.5 V$

TEXAS INSTRUMENTS

Typical Characteristics (continued)

At $T_A = 25$ °C, $V_S = \pm 15$ V, unless otherwise noted.






Figure 7. Input-Referred Noise vs Frequency




Figure 8. Settling Time vs Gain




Figure 9. Quiescent Current and Slew Rate vs Temperature




Figure 11. Input Offset Voltage Warm-Up

Figure 10. Input Overvoltage V/I Characteristics





Figure 12. Input Bias Current vs Temperature



Typical Characteristics (continued)

At $T_A = 25$ °C, $V_S = \pm 15$ V, unless otherwise noted.







Figure 13. Output Voltage Swing vs Output Current






Figure 14. Output Voltage Swing vs Power Supply Voltage




Figure 15. Short Circuit Output Current vs Temperature




Figure 16. Maximum Output Voltage vs Frequency





Figure 17. Total Harmonic Distortion + Noise vs Frequency

Figure 18. Small Signal (G = 1, 10)



Typical Characteristics (continued)

At $T_A = 25$ °C, $V_S = \pm 15$ V, unless otherwise noted.






7 Detailed Description

7.1 Overview

The INA12x instrumentation amplifier is a type of differential amplifier that has been outfitted with input protection circuit and input buffer amplifiers, which eliminate the need for input impedance matching and make the amplifier particularly suitable for use in measurement and test equipment. Additional characteristics of the INA128 include a very low DC offset, low drift, low noise, very high open-loop gain, very high common-mode rejection ratio, and very high input impedances. The INA12x is used where great accuracy and stability of the circuit both short and long term are required.

7.2 Functional Block Diagram



7.3 Feature Description

The INA12x devices are low power, general-purpose instrumentation amplifiers offering excellent accuracy. The versatile three-operational-amplifier design and small size make the amplifiers ideal for a wide range of applications. Current-feedback input circuitry provides wide bandwidth, even at high gain. A single external resistor sets any gain from 1 to 10,000. The INA128 is laser trimmed for very low offset voltage (25 μ V typical) and high common-mode rejection (93 dB at G \geq 100). These devices operate with power supplies as low as ± 2.25 V, and quiescent current of 2 mA, typically. The internal input protection can withstand up to ± 40 V without damage.


7.4 Device Functional Modes

7.4.1 Noise Performance

The INA12x provides very low noise in most applications. Low-frequency noise is approximately 0.2 μ V_{PP} measured from 0.1 to 10 Hz (G \geq 100). This provides dramatically improved noise when compared to state-of-the-art chopper-stabilized amplifiers.

TEXAS INSTRUMENTS

Device Functional Modes (continued)



G ≥ 100

Figure 23. 0.1-Hz to 10-Hz Input-Referred Voltage Noise

7.4.2 Input Common-Mode Range

The linear input voltage range of the input circuitry of the INA12x is from approximately 1.4 V below the positive supply voltage to 1.7 V above the negative supply. As a differential input voltage causes the output voltage increase, however, the linear input range is limited by the output voltage swing of amplifiers A_1 and A_2 . Thus the linear common-mode input range is related to the output voltage of the complete amplifier. This behavior also depends on supply voltage (see performance curve Figure 6).

Input-overload can produce an output voltage that appears normal. For example, if an input overload condition drives both input amplifiers to their positive output swing limit, the difference voltage measured by the output amplifier will be near zero. The output of A_3 will be near 0 V even though both inputs are overloaded.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The INA12x measures small differential voltage with high common-mode voltage developed between the noninverting and inverting input. The high-input voltage protection circuit in conjunction with high input impedance make the INA12x suitable for a wide range of applications. The ability to set the reference pin to adjust the functionality of the output signal offers additional flexibility that is practical for multiple configurations.

8.2 Typical Application

Figure 24 shows the basic connections required for operation of the INA12x. Applications with noisy or high impedance power supplies may require decoupling capacitors close to the device pins as shown. The output is referred to the output reference (Ref) terminal which is normally grounded. This must be a low-impedance connection to assure good common-mode rejection. A resistance of 8 Ω in series with the Ref pin will cause a typical device to degrade to approximately 80dB CMR (G = 1).




Figure 24. Basic Connections

8.2.1 Design Requirements

The device can be configured to monitor the input differential voltage when the gain of the input signal is set by the external resistor R_G . The output signal references to the Ref pin. The most common application is where the output is referenced to ground when no input signal is present by connecting the Ref pin to ground, as Figure 24 shows. When the input signal increases, the output voltage at the OUT pin increases, too.



Typical Application (continued)

8.2.2 Detailed Design Procedure

8.2.2.1 Setting the Gain

Gain is set by connecting a single external resistor, R_G, connected between pins 1 and 8:

INA128:
$$g = 1 + 50 \text{ k}\Omega/R_G$$
 (1)

Commonly used gains and resistor values are shown in Figure 24.

The 50-k Ω term in Equation 1 comes from the sum of the two internal feedback resistors of A₁ and A₂. These onchip metal film resistors are laser-trimmed to accurate absolute values. The accuracy and temperature coefficient of these internal resistors are included in the gain accuracy and drift specifications of the INA128.

The stability and temperature drift of the external gain setting resistor, R_G , also affects gain. R_G 's contribution to gain accuracy and drift can be directly inferred from Equation 1. Low resistor values required for high gain can make wiring resistance important. Sockets add to the wiring resistance, which contributes additional gain error (possibly an unstable gain error) in gains of approximately 100 or greater.

8.2.2.2 Dynamic Performance

The typical performance curve *Figure 1* shows that, despite its low quiescent current, the INA12x achieves wide bandwidth even at high gain. This is due to the current-feedback topology of the input stage circuitry. Settling time also remains excellent at high gain.

8.2.2.3 Offset Trimming

The INA12x is laser-trimmed for low-offset voltage and offset voltage drift. Most applications require no external offset adjustment. Figure 25 shows an optional circuit for trimming the output offset voltage. The voltage applied to the Ref terminal is summed with the output. The op amp buffer provides low impedance at the Ref terminal to preserve good common-mode rejection.




Figure 25. Optional Trimming of Output Offset Voltage

8.2.2.4 Input Bias Current Return Path

The input impedance of the INA12x is extremely high: approximately $10^{10} \Omega$. However, a path must be provided for the input bias current of both inputs. This input bias current is approximately ± 2 nA. High input impedance means that this input bias current changes very little with varying input voltage.

Input circuitry must provide a path for this input bias current for proper operation. Figure 26 shows various provisions for an input bias current path. Without a bias current path, the inputs will float to a potential which exceeds the common-mode range, and the input amplifiers will saturate.



Typical Application (continued)

If the differential source resistance is low, the bias current return path can be connected to one input (see the thermocouple example in Figure 26). With higher source impedance, using two equal resistors provides a balanced input, with possible advantages of lower input offset voltage due to bias current and better high-frequency common-mode rejection.






Figure 26. Providing an Input Common-Mode Current Path

8.2.3 Application Curves





Typical Application (continued)



9 Power Supply Recommendations

The minimum power supply voltage for INA12x is ± 2.25 V and the maximum power supply voltage is ± 18 V. This minimum and maximum range covers a wide range of power supplies; but for optimum performance, ± 15 V is recommended. TI recommends adding a bypass capacitor at the input to compensate for the layout and power supply source impedance.

9.1 Low Voltage Operation

The INA12x can be operated on power supplies as low as ±2.25 V. Performance remains excellent with power supplies ranging from ±2.25 V to ±18 V. Most parameters vary only slightly throughout this supply voltage range—see *Typical Characteristics*.

Operation at very low supply voltage requires careful attention to assure that the input voltages remain within their linear range. Voltage swing requirements of internal nodes limit the input common-mode range with low power supply voltage. Figure 6 shows the range of linear operation for ±15-V, ±5-V, and ±2.5-V supplies.




Figure 31. Bridge Amplifier



Low Voltage Operation (continued)




Figure 32. AC-Coupled Instrumentation Amplifier




Figure 33. Thermocouple Amplifier with RTD Cold-Junction Compensation



Low Voltage Operation (continued)




Figure 34. Differential Voltage to Current Converter




Figure 35. ECG Amplifier with Right-Leg Drive

10 Layout

10.1 Layout Guidelines

Place the power-supply bypass capacitor as closely as possible to the supply and ground pins. The recommended value of this bypass capacitor is 0.1 μ F to 1 μ F. If necessary, additional decoupling capacitance can be added to compensate for noisy or high-impedance power supplies. These decoupling capacitors must be placed between the power supply and INA12x devices.

The gain resistor must be placed close to pin 1 and pin 8. This placement limits the layout loop and minimizes any noise coupling into the part.



10.2 Layout Example




Figure 36. Recommended Layout

Copyright © 1995–2015, Texas Instruments Incorporated



11 Device and Documentation Support

11.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
INA128	Click here	Click here	Click here	Click here	Click here	
INA129	Click here	Click here	Click here	Click here	Click here	

11.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





24-Apr-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
INA128P	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type		INA128P	Samples
INA128PA	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type		INA128P A	Samples
INA128PAG4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type		INA128P A	Samples
INA128PG4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type		INA128P	Samples
INA128U	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR		INA 128U	Samples
INA128U/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR		INA 128U	Samples
INA128U/2K5G4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR		INA 128U	Samples
INA128UA	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	INA 128U A	Samples
INA128UA/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	INA 128U A	Samples
INA128UA/2K5E4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	INA 128U A	Samples
INA128UA/2K5G4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	INA 128U A	Samples
INA128UAE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	INA 128U A	Samples
INA128UAG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	INA 128U A	Samples
INA128UG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR		INA 128U	Samples



24-Apr-2015



www.ti.com

Orderable Device	Status	Package Type		Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Sample
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
INA129P	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type		INA129P	Sample
INA129PA	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type		INA129P A	Sample
INA129PAG4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type		INA129P A	Sample
INA129PG4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type		INA129P	Sample
INA129U	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR		INA 129U	Sample
INA129U/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR		INA 129U	Sample
INA129U/2K5G4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR		INA 129U	Sample
INA129UA	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	INA 129U A	Sample
INA129UA/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	INA 129U A	Sampl
INA129UA/2K5E4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	INA 129U A	Sampl
INA129UA/2K5G4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	INA 129U A	Sampl
INA129UAE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	INA 129U A	Sampl
INA129UG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR		INA 129U	Samp

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

PACKAGE OPTION ADDENDUM



24-Apr-2015

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF INA128, INA129:

■ Enhanced Product: INA129-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Apr-2015


TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
Γ	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA128U/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA128UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA129U/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA129UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 1-Apr-2015



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA128U/2K5	SOIC	D	8	2500	367.0	367.0	35.0
INA128UA/2K5	SOIC	D	8	2500	367.0	367.0	35.0
INA129U/2K5	SOIC	D	8	2500	367.0	367.0	35.0
INA129UA/2K5	SOIC	D	8	2500	367.0	367.0	35.0

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

logic.ti.com

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security

Power Mgmt Space, Avionics and Defense www.ti.com/space-avionics-defense power.ti.com

Microcontrollers www.ti.com/video microcontroller.ti.com Video and Imaging

www.ti-rfid.com

OMAP Applications Processors TI E2E Community www.ti.com/omap e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity