



# 同步降压 NexFET™ 功率级

## 特性

- 电流为 15A 时,系统效率 90%
- 最大额定持续电流 20A, 峰值 45A
- 高频运行(高达 2MHz)
- 高密度 小外形尺寸无引线 (SON) 3.5mm × 4.5mm 封装
- 超低电感封装
- 系统已优化的印刷电路板 (PCB) 封装
- 超低静态 (ULQ) 电流模式
- 与 3.3V 和 5V 脉宽调制 (PWM) 信号兼容
- 具有连续传导模式 (FCCM) 的二极管仿真模式
- 输入电压高达 24V
- 三态 PWM 输入
- 集成引导加载二极管
- 击穿保护
- 符合 RoHS 绿色环保标准-无铅端子镀层
- 无卤素

### 应用范围


- 超级本/笔记本 DC/DC 转换器
- 多相 Vcore 和 DDR 解决方案
- 在网络互联、电信、和计算系统中的负载点同步降 压

### 订购信息

器件	封装	介质	数量	出货
CSD97376Q4M	SON 3.5 × 4.5mm 塑 料封装	13 英寸 卷带	2500	卷带封装

## 说明

CSD97376Q4M NexFET™ 功率级的设计针对高功率、高密度同步降压转换器中的使用进行了高度优化。 这个产品集成了驱动器集成电路 (IC) 和 NexFET 技术来完善功率级开关功能。 此驱动器 IC 具有一个内置可选二极管仿真功能,此功能可启用电流断续模式 (DCM) 运行来提升轻负载效率。 此外,驱动器 IC 支持 ULQ 模式,此模式启用针对 Windows™ 的联网待机功能。借助于 PWM 输入三态,静态电流被减少至 130μA,并支持立即响应。 当 SKIP# 被保持在三态时,电流被减少至 8μA(恢复切换通常需要 20μs)。 这个组合可在小型 3.5 x 4.5mm 外形尺寸封装中实现高电流、高效和高速开关器件。 此外,已经对印刷电路板 (PCB) 封装进行了优化以帮助减少设计时间并简化总体系统设计。






Figure 1. Application Diagram

Figure 2. Efficiency and Power Loss

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NexFET is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## **ABSOLUTE MAXIMUM RATINGS**(1)

 $T_A = 25$ °C (unless otherwise noted)

		VA	LUE	LINUT
		MIN	MAX	UNIT
V <sub>IN</sub> to P <sub>GND</sub>		-0.3	30	V
V <sub>SW</sub> to P <sub>GND</sub> ,	, V <sub>IN</sub> to V <sub>SW</sub>	-0.3	30	V
V <sub>SW</sub> to P <sub>GND</sub> ,	V <sub>IN</sub> to V <sub>SW</sub> (<10ns)	-7	33	V
V <sub>DD</sub> to P <sub>GND</sub>		-0.3	6	V
PWM, SKIP#	to P <sub>GND</sub>	-0.3	6	V
BOOT to P <sub>GN</sub>	D	-0.3	35	V
BOOT to P <sub>GN</sub>	<sub>D</sub> (<10ns)	-2	38	V
BOOT to BOO	DT_R	-0.3	6	V
ECD Dating	Human Body Model (HBM)		2000	V
ESD Rating	Charged Device Model (CDM)		500	V
Power Dissipa	ation, P <sub>D</sub>		8	W
Operating Ter	mperature Range, T <sub>J</sub>	-40	150	°C
Storage Temp	perature Range, T <sub>STG</sub>	<b>-</b> 55	150	°C

<sup>(1)</sup> Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to Absolute Maximum rated conditions for extended periods may affect device reliability.

### RECOMMENDED OPERATING CONDITIONS

 $T_A = 25^{\circ}$  (unless otherwise noted)

Parameter	Conditions	MIN	MAX	UNIT
Gate Drive Voltage, V <sub>DD</sub>		4.5	5.5	V
Input Supply Voltage, V <sub>IN</sub>			24	V
Continuous Output Current, I <sub>OUT</sub>	$V_{IN} = 12V, V_{DD} = 5V, V_{OUT} = 1.8V, f_{SW} = 500kHz, L_{OUT} = 0.29\mu H^{(1)}$		20	Α
Peak Output Current, I <sub>OUT-PK</sub> <sup>(2)</sup>	$f_{SW} = 500 \text{kHz}, L_{OUT} = 0.29 \mu H^{(1)}$		45	Α
Switching Frequency, f <sub>SW</sub>	$C_{BST} = 0.1 \mu F \text{ (min)}$		2000	kHz
On Time Duty Cycle			85	%
Minimum PWM On Time		40		ns
Operating Temperature		-40	125	°C

- (1) Measurement made with six 10-μF (TDK C3216X5R1C106KT or equivalent) ceramic capacitors placed across V<sub>IN</sub> to P<sub>GND</sub> pins.
- (2) System conditions as defined in Note 1. Peak Output Current is applied for t<sub>p</sub> = 10ms, duty cycle ≤ 1%

### THERMAL INFORMATION

 $T_A = 25$ °C (unless otherwise noted)

	PARAMETER	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Top of package) <sup>(1)</sup>			22.8	°C/W
$R_{\theta JB}$	Thermal Resistance, Junction-to-Board (2)			2.5	°C/W

- (1) R<sub>BJC</sub> is determined with the device mounted on a 1-inch² (6.45 -cm²), 2-oz (.071-mm thick) Cu pad on a 1.5-inch x 1.5-inch, 0.06-inch (1.52-mm) thick FR4 board.
- (2)  $R_{\theta JB}$  value based on hottest board temperature within 1mm of the package.



## **ELECTRICAL CHARACTERISTICS**

 $T_A = 25$ °C,  $V_{DD} = POR$  to 5.5V (unless otherwise noted)

PARAMETER	CONDITIONS	MIN TYP	MAX	UNIT
P <sub>LOSS</sub>				
Power Loss <sup>(1)</sup>	$V_{IN} = 12V$ , $V_{DD} = 5V$ , $V_{OUT} = 1.8V$ , $I_{OUT} = 12A$ , $f_{SW} = 500$ kHz, $L_{OUT} = 0.29$ µH , $T_J = 25$ °C	2.2		W
Power Loss (2)	$V_{IN} = 19V$ , $V_{DD} = 5V$ , $V_{OUT} = 1.8V$ , $I_{OUT} = 12A$ , $f_{SW} = 500kHz$ , $L_{OUT} = 0.29\mu H$ , $T_J = 25^{\circ}C$	2.4		W
Power Loss <sup>(2)</sup>	$V_{IN} = 19V, V_{DD} = 5V, V_{OUT} = 1.8V, I_{OUT} = 12A, \\ f_{SW} = 500kHz, L_{OUT} = 0.29\mu H , T_J = 125^{\circ}C$	3.0		W
V <sub>IN</sub>				
V <sub>IN</sub> Quiescent Current, I <sub>Q</sub>	PWM=Floating, $V_{DD} = 5V$ , $V_{IN} = 24V$		1	μΑ
$V_{DD}$				
Standby Supply Current I	PWM = Float, SKIP# = V <sub>DD</sub> or 0V	130		μΑ
Standby Supply Current, I <sub>DD</sub>	SKIP# = Float	8		μΑ
Operating Supply Current, I <sub>DD</sub>	PWM = 50% Duty cycle, f <sub>SW</sub> = 500kHz	5.3		mA
POWER-ON RESET AND UNDER VOLTAGE LO	СКОИТ			
Power-On Reset, V <sub>DD</sub> Rising			4.15	V
UVLO, V <sub>DD</sub> Falling		3.7		V
Hysteresis		0.2		mV
PWM and SKIP# I/O Specifications				
lament lama danas D	Pull Up to V <sub>DD</sub>	1700		1.0
Input Impedance, R <sub>I</sub>	Pull Down (to GND)	800	kΩ	
Logic Level High, V <sub>IH</sub>		2.65		
Logic Level Low, V <sub>IL</sub>			0.6	V
Hysteresis, V <sub>IH</sub>		0.2		V
Tri-State Voltage, V <sub>TS</sub>		1.3	2	
Tri-state Activation Time (falling) PWM,		60		
t <sub>THOLD(off1)</sub>				ns
Tri-state Activation Time (rising) PWM, $t_{THOLD(off2)}$		60		
Tri-state Activation Time (falling) SKIP#, t <sub>TSKF</sub>		1		μs
Tri-state Activation Time (rising) SKIP#, t <sub>TSKR</sub>		1		
Tri-state Exit Time PWM, t <sub>3RD(PWM)</sub> (2)			100	ns
Tri-state Exit Time SKIP#, t <sub>3RD(SKIP#)</sub> (2)			50	μs
BOOTSTRAP SWITCH			1	
Forward Voltage, V <sub>FBST</sub>	I <sub>F</sub> = 10mA	120	240	mV
Reverse Leakage, I <sub>RLEAK</sub> <sup>(2)</sup>	$V_{BST} - V_{DD} = 25V$		2	μΑ

<sup>(1)</sup> Measurement made with six 10- $\mu$ F (TDK C3216X5R1C106KT or equivalent) ceramic capacitors placed across V<sub>IN</sub> to P<sub>GND</sub> pins. (2) Specified by design

## TEXAS INSTRUMENTS

#### TYPICAL CHARACTERISTICS

 $T_J = 125$ °C, unless stated otherwise.




Figure 3. Power Loss vs Output Current




Figure 4. Power Loss vs Temperature




Figure 5. Safe Operating Area – PCB Horizontal Mount (1)




Figure 6. Safe Operating Area – PCB Vertical Mount (1)




Figure 7. Typical Safe Operating Area (1)




Figure 8. Normalized Power Loss vs Frequency



## TYPICAL CHARACTERISTICS (continued)

 $T_J = 125$ °C, unless stated otherwise.




Figure 9. Normalized Power Loss vs Input Voltage




Figure 10. Normalized Power Loss vs Output Voltage




Figure 11. Normalized Power Loss vs Output Inductance




Figure 12. Driver Current vs Frequency




Figure 13. Driver Current vs Temperature

1. The Typical CSD97376Q4M System Characteristic curves are based on measurements made on a PCB design with dimensions of 4.0" (W) x 3.5" (L) x 0.062" (T) and 6 copper layers of 1 oz. copper thickness. See the Application Information section for detailed explanation.



# **PIN CONFIGURATION**




Figure 14. Top View

## **PIN DESCRIPTION**

	PIN	DESCRIPTION						
NO.	NAME	DESCRIPTION						
1	SKIP#	This pin enables the Diode Emulation function. When this pin is held Low, Diode Emulation Mode is enabled for the Sync FET. When SKIP# is High, the CSD97376Q4M operates in Forced Continuous Conduction Mode. A tri-state voltage on SKIP# puts the driver into a very low power state.						
2	$V_{DD}$	Supply Voltage to Gate Drivers and internal circuitry.						
3	P <sub>GND</sub>	Power Ground, Needs to be connected to Pin 9 and PCB						
4	$V_{SW}$	Voltage Switching Node – pin connection to the output inductor.						
5	V <sub>IN</sub>	Input Voltage Pin. Connect input capacitors close to this pin.						
6	BOOT_R	Bootstrap capacitor connection. Connect a minimum 0.1µF 16V X5R, ceramic cap from BOOT to BOOT_R pins. The						
7	BOOT	bootstrap capacitor provides the charge to turn on the Control FET. The bootstrap diode is integrated.						
8	PWM	Pulse Width modulated 3-state input from external controller. Logic Low sets Control FET gate low and Sync FET gate high. Logic High sets Control FET gate high and Sync FET gate Low. Open or High Z sets both MOSFET gates low if greater than the 3-State Shutdown Hold-off Time (t <sub>3HT</sub> )						
9	P <sub>GND</sub>	Power Ground						






Figure 15. Functional Block Diagram

#### **FUNCTIONAL DESCRIPTION**

#### POWERING CSD97376Q4M AND GATE DRIVERS

An external  $V_{DD}$  voltage is required to supply the integrated gate driver IC and provide the necessary gate drive power for the MOSFETS. A 1µF 10V X5R or higher ceramic capacitor is recommended to bypass  $V_{DD}$  pin to  $P_{GND}$ . A bootstrap circuit to provide gate drive power for the Control FET is also included. The bootstrap supply to drive the Control FET is generated by connecting a 100nF 16V X5R ceramic capacitor between BOOT and BOOT\_R pins. An optional  $R_{BOOT}$  resistor can be used to slow down the turn on speed of the Control FET and reduce voltage spikes on the  $V_{SW}$  node. A typical 1 $\Omega$  to 4.7 $\Omega$  value is a compromise between switching loss and  $V_{SW}$  spike amplitude.

### **Undervoltage Lockout Protection (UVLO)**

The undervoltage lockout (UVLO) comparator evaluates the VDD voltage level. As  $V_{VDD}$  rises, both the Control FET and Sync FET gates hold actively low at all times until  $V_{VDD}$  reaches the higher UVLO threshold ( $V_{UVLO\_H}$ )., Then the driver becomes operational and responds to PWM and SKIP# commands. If VDD falls below the lower UVLO threshold ( $V_{UVLO\_L} = V_{UVLO\_H}$  – Hysteresis), the device disables the driver and drives the outputs of the Control FET and Sync FET gates actively low. Figure 16 shows this function.

### **CAUTION**

Do not start the driver in the very low power mode (SKIP# = Tri-state).




Figure 16. UVLO Operation



#### **PWM Pin**

The PWM pin incorporates an input tri-state function. The device forces the gate driver outputs to low when PWM is driven into the tri-state window and the driver enters a low power state with zero exit latency. The pin incorporates a weak pull-up to maintain the voltage within the tri-state window during low-power modes. Operation into and out of tri-state mode follows the timing diagram outlined in Figure 17.

When VDD reaches the UVLO\_H level, a tri-state voltage range (window) is set for the PWM input voltage. The window is defined the PWM voltage range between PWM logic high ( $V_{IH}$ ) and logic low ( $V_{IL}$ ) thresholds. The device sets high-level input voltage and low-level input voltage threshold levels to accommodate both 3.3 V (typical) PWM drive signals.

When the PWM exits tri-state, the driver enters CCM for a period of 4 µs, regardless of the state of the SKIP# pin. Normal operation requires this time period in order for the auto-zero comparator to resume.




Figure 17. PWM Tri-State Timing Diagram

#### SKIP# Pin

The SKIP# pin incorporates the input tri-state buffer as PWM. The function is somewhat different. When SKIP# is low, the zero crossing (ZX) detection comparator is enabled, and DCM mode operation occurs if the load current is less than the critical current. When SKIP# is high, the ZX comparator disables, and the converter enters FCCM mode. When both SKIP# and PWM are tri-stated, normal operation forces the gate driver outputs low and the driver enters a low-power state. In the low-power state, the UVLO comparator remains off to reduce quiescent current. When SKIP# is pulled low, the driver wakes up and is able to accept PWM pulses in less than 50 µs.

Table 1 shows the logic functions of UVLO, PWM, SKIP#, the Control FET Gate and the Sync FET Gate.

UVLO	PWM	SKIP#	Sync FET Gate	Control FET Gate	MODE
Active	_	_	Low	Low	Disabled
Inactive	Low	Low	High <sup>(1)</sup>	Low	DCM <sup>(1)</sup>
Inactive	Low	High	High	Low	FCCM
Inactive	High	H or L	Low	High	
Inactive	Tri-state	H or L	Low	Low	LQ
Inactive	_	Tri-state	Low	Low	ULQ

Table 1. Logic Functions of the Driver IC

(1) Until zero crossing protection occurs.



## Zero Crossing (ZX) Operation

The zero crossing comparator is adaptive for improved accuracy. As the output current decreases from a heavy load condition, the inductor current also reduces and eventually arrives at a *valley*, where it touches zero current, which is the boundary between continuous conduction and discontinuous conduction modes. The SW pin detects the zero-current condition. When this zero inductor current condition occurs, the ZX comparator turns off the rectifying MOSFET.

## **Integrated Boost-Switch**

To maintain a BST-SW voltage close to VDD (to get lower conduction losses on the high-side FET), the conventional diode between the VDD pin and the BST pin is replaced by a FET which is gated by the DRVL signal.



#### APPLICATION INFORMATION

The Power Stage CSD97376Q4M is a highly optimized design for synchronous buck applications using NexFET devices with a 5V gate drive. The Control FET and Sync FET silicon are parametrically tuned to yield the lowest power loss and highest system efficiency. As a result, a rating method is used that is tailored towards a more systems centric environment. The high-performance gate driver IC integrated in the package helps minimize the parasitics and results in extremely fast switching of the power MOSFETs. System level performance curves such as Power Loss, Safe Operating Area and normalized graphs allow engineers to predict the product performance in the actual application.

#### **Power Loss Curves**

MOSFET centric parameters such as  $R_{DS(ON)}$  and  $Q_{gd}$  are primarily needed by engineers to estimate the loss generated by the devices. In an effort to simplify the design process for engineers, Texas Instruments has provided measured power loss performance curves. Figure 3 plots the power loss of the CSD97376Q4M as a function of load current. This curve is measured by configuring and running the CSD97376Q4M as it would be in the final application (see Figure 18). The measured power loss is the CSD97376Q4M device power loss which consists of both input conversion loss and gate drive loss. Equation 1 is used to generate the power loss curve.

Power Loss = 
$$(V_{IN} \times I_{IN}) + (V_{DD} \times I_{DD}) - (V_{SW AVG} \times I_{OUT})$$
 (1)

The power loss curve in Figure 3 is measured at the maximum recommended junction temperature of  $T_J = 125$ °C under isothermal test conditions.

## Safe Operating Curves (SOA)

The SOA curves in the CSD97376Q4M datasheet give engineers guidance on the temperature boundaries within an operating system by incorporating the thermal resistance and system power loss. Figure 5 and Figure 7 outline the temperature and airflow conditions required for a given load current. The area under the curve dictates the safe operating area. All the curves are based on measurements made on a PCB design with dimensions of 4.0" (W) x 3.5" (L) x 0.062" (T) and 6 copper layers of 1 oz. copper thickness.

#### **Normalized Curves**

The normalized curves in the CSD97376Q4M data sheet give engineers guidance on the Power Loss and SOA adjustments based on their application specific needs. These curves show how the power loss and SOA boundaries will adjust for a given set of systems conditions. The primary Y-axis is the normalized change in power loss and the secondary Y-axis is the change is system temperature required in order to comply with the SOA curve. The change in power loss is a multiplier for the Power Loss curve and the change in temperature is subtracted from the SOA curve.




Figure 18. Power Loss Test Circuit



## Calculating Power Loss and SOA

The user can estimate product loss and SOA boundaries by arithmetic means (see the Design Example). Though the Power Loss and SOA curves in this datasheet are taken for a specific set of test conditions, the following procedure will outline the steps engineers should take to predict product performance for any set of system conditions.

#### **Design Example**

Operating Conditions: Output Current ( $I_{OUT}$ ) = 10A, Input Voltage ( $V_{IN}$ ) = 7V, Output Voltage ( $V_{OUT}$ ) = 1.5V, Switching Frequency ( $f_{SW}$ ) = 800kHz, Output Inductor ( $L_{OUT}$ ) = 0.2 $\mu$ H

### **Calculating Power Loss**

- Typical Power Loss at 10A = 2.1W (Figure 3)
- Normalized Power Loss for switching frequency ≈ 0.99 (Figure 8)
- Normalized Power Loss for input voltage ≈ 1.10 (Figure 9)
- Normalized Power Loss for output voltage ≈ 0.93(Figure 10)
- Normalized Power Loss for output inductor ≈ 1.10 (Figure 11)
- Final calculated Power Loss = 2.1W × 0.99 × 1.10 × 0.93 × 1.10 ≈ 2.3W

## **Calculating SOA Adjustments**

- SOA adjustment for switching frequency ≈ -0.2°C (Figure 8)
- SOA adjustment for input voltage ≈ 2.5°C (Figure 9)
- SOA adjustment for output voltage ≈ 1.0°C (Figure 10)
- SOA adjustment for output inductor ≈ 2.3°C (Figure 11)
- Final calculated SOA adjustment = -0.2 + 2.5 + (-1.5) + 2.3 ≈ 3.1°C




Figure 19. Power Stage CSD97376Q4M SOA

In the design example above, the estimated power loss of the CSD97376Q4M would increase to 2.3W. In addition, the maximum allowable board and/or ambient temperature would have to decrease by 3.1°C. Figure 19 graphically shows how the SOA curve would be adjusted accordingly.

- 1. Start by drawing a horizontal line from the application current to the SOA curve.
- 2. Draw a vertical line from the SOA curve intercept down to the board/ambient temperature.
- 3. Adjust the SOA board/ambient temperature by subtracting the temperature adjustment value.

In the design example, the SOA temperature adjustment yields a reduction in allowable board/ambient temperature of 3.1°C. In the event the adjustment value is a negative number, subtracting the negative number would yield an increase in allowable board/ambient temperature.



#### RECOMMENDED PCB DESIGN OVERVIEW

There are two key system-level parameters that can be addressed with a proper PCB design: electrical and thermal performance. Properly optimizing the PCB layout will yield maximum performance in both areas. Below is a brief description on how to address each parameter.

### **Electrical Performance**

The CSD97376Q4M has the ability to switch at voltage rates greater than 10kV/µs. Special care must be then taken with the PCB layout design and placement of the input capacitors, inductor and output capacitors.

- The placement of the input capacitors relative to V<sub>IN</sub> and P<sub>GND</sub> pins of CSD97376Q4M device should have the highest priority during the component placement routine. It is critical to minimize these node lengths. As such, ceramic input capacitors need to be placed as close as possible to the V<sub>IN</sub> and P<sub>GND</sub> pins (see Figure 20). The example in Figure 20 uses 1 x 1nF 0402 25V and 3 x 10μF 1206 25V ceramic capacitors (TDK Part # C3216X5R1C106KT or equivalent). Notice there are ceramic capacitors on both sides of the board with an appropriate amount of vias interconnecting both layers. In terms of priority of placement next to the Power Stage C5, C8 and C6, C19 should follow in order.
- The bootstrap cap C<sub>BOOT</sub> 0.1μF 0603 16V ceramic capacitor should be closely connected between BOOT and BOOT R pins
- The switching node of the output inductor should be placed relatively close to the Power Stage CSD97376Q4M V<sub>SW</sub> pins. Minimizing the V<sub>SW</sub> node length between these two components will reduce the PCB conduction losses and actually reduce the switching noise level. (2)

#### **Thermal Performance**

The CSD97376Q4M has the ability to use the GND planes as the primary thermal path. As such, the use of thermal vias is an effective way to pull away heat from the device and into the system board. Concerns of solder voids and manufacturability problems can be addressed by the use of three basic tactics to minimize the amount of solder attach that will wick down the via barrel:

- Intentionally space out the vias from each other to avoid a cluster of holes in a given area.
- Use the smallest drill size allowed in your design. The example in Figure 20 uses vias with a 10 mil drill hole and a 16 mil capture pad.
- Tent the opposite side of the via with solder-mask.

In the end, the number and drill size of the thermal vias should align with the end user's PCB design rules and manufacturing capabilities.






Figure 20. Recommended PCB Layout (Top Down View)

(2) Keong W. Kam, David Pommerenke, "EMI Analysis Methods for Synchronous Buck Converter EMI Root Cause Analysis", University of Missouri – Rolla



## **MECHANICAL DATA**







DIM		MILLIMETERS			INCHES		
DIM	Min	Nom	Max	Min	Nom	Max	
Α	0.800	0.900	1.000	0.031	0.035	0.039	
a1	0.000	0.000	0.080	0.000	0.000	0.003	
b	0.150	0.200	0.250	0.006	0.008	0.010	
b1	2.000	2.200	2.400	0.079	0.087	0.095	
b2	0.150	0.200	0.250	0.006	0.008	0.010	
c1	0.150	0.200	0.250	0.006	0.008	0.010	
D2	3.850	3.950	4.050	0.152	0.156	0.160	
Е	4.400	4.500	4.600	0.173	0.177	0.181	
E1	3.400	3.500	3.600	0.134 0.138		0.142	
E2	2.000	2.100	2.200	0.079	0.083	0.087	
е		0.400 TYP			0.016 TYP		
K		0.300 TYP			0.012 TYP		
L	0.300	0.400	0.500	0.012	0.016	0.020	
L1	0.180	0.230	0.280	0.007 0.009		0.011	
θ	0.00	_	_	0.00	_	_	



### **Recommended PCB Land Pattern**



## **Recommended Stencil Opening**



NOTE: Dimensions are in mm (inches).



# **REVISION HISTORY**

CI	hanges from Original (March 2013) to Revision A	Page
•	将特性从:电流为 15A 时,系统效率超过 90% 改为:电流为 15A 时,系统效率 90%	1
•	Changed the Mechanical Drawing image	13
•	Added dimension row b2 to the MECHANICAL DATA table	13
•	Changed the Recommended PCB Land Pattern image	14
•	Changed the Recommended Stencil Opening image	14



## PACKAGE OPTION ADDENDUM

2-Apr-2015

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CSD97376Q4M	NRND	VSON-CLIP	DPC	8	2500	Pb-Free (RoHS Exempt)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 150	97376M	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





2-Apr-2015

# PACKAGE MATERIALS INFORMATION

www.ti.com 24-Dec-2014

## TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD97376Q4M	VSON- CLIP	DPC	8	2500	330.0	12.4	3.71	4.71	1.1	8.0	12.0	Q1

www.ti.com 24-Dec-2014



#### \*All dimensions are nominal

ĺ	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	CSD97376Q4M	VSON-CLIP	DPC	8	2500	367.0	367.0	35.0

#### 重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

は田

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

立 口

产品		<b>巡用</b>	
www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom	
www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer	
www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps	
www.dlp.com	能源	www.ti.com/energy	
www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial	
www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical	
www.ti.com.cn/interface	安防应用	www.ti.com.cn/security	
www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive	
www.ti.com.cn/power	视频和影像	www.ti.com.cn/video	
www.ti.com.cn/microcontrollers			
www.ti.com.cn/rfidsys			
www.ti.com/omap			
www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com	
	www.ti.com.cn/audio www.ti.com.cn/amplifiers www.ti.com.cn/dataconverters www.dlp.com www.ti.com.cn/dsp www.ti.com.cn/clockandtimers www.ti.com.cn/interface www.ti.com.cn/logic www.ti.com.cn/power www.ti.com.cn/microcontrollers www.ti.com.cn/rfidsys www.ti.com/omap	www.ti.com.cn/audio       通信与电信         www.ti.com.cn/amplifiers       计算机及周边         www.ti.com.cn/dataconverters       消费电子         www.dlp.com       能源         www.ti.com.cn/dsp       工业应用         www.ti.com.cn/clockandtimers       医疗电子         www.ti.com.cn/interface       安防应用         www.ti.com.cn/logic       汽车电子         www.ti.com.cn/power       视频和影像         www.ti.com.cn/rfidsys       www.ti.com.cn/rfidsys         www.ti.com/omap       ***	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated