

# Multi-Purpose Encoders

#### **Features**

- Operating voltage: 2.0V~3.6V
- · DOUT with 38kHz carrier for IR medium
- Low standby current
- Minimum transmission word: one word
- Build-in RC (Internal RC) oscillator
- 16-bit address codes
- 8-bit data codes
- PPM code method
- · Three double-active keys
- · Maximum active keys

- HT6220A: 6 keys (8SOP) or 30 keys (16NSOP)
- HT6221A: 32 keys
- HT6221B: 48 keys
- HT6222A: 64 keys
- Low power and high noise immunity CMOS technology
- HT6220A: selection of 16-pin NSOP or 8-pin SOP package

HT6221A/HT6221B: 20-pin SOP package HT6222A: 24-pin SOP package

### **Applications**

- · Television, setup box and DVD player controllers
- · Burglar alarm systems
- · Smoke and fire alarm systems
- · Garage door controllers

- · Car door controllers
- · Car alarm systems
- · Security systems
- · Other remote control systems


### **General Description**

The devices are CMOS LSI encoders designed for use in remote control systems. They are capable of encoding 16-bit address codes and 8-bit data codes. Each address/data input can be set to one of the two logic states, 0 and 1.

The HT6220A/HT6221A/HT6221B/HT6222A contain 6keys (K21~K23, K25~K27) or 30keys (K1~K20, K33~K34, K37~K38, K41~K42, K45~K46, K49~K50),


32 keys (K1~K32), 48 keys (K1~K32, K33~K34, K37~K38, K41~K42, K45~K46, K49~K50, K53~K54, K57~K58, K61~K62) and 64 keys (K1~K64), respectively. When one of the keys is triggered, the programmed address/data is transmitted together with the header bits via an IR (38kHz carrier) transmission medium.

### **Block Diagram**





### **Pin Assignment**




### **Pin Description**

### HT6222A

Pin No.	Pin Name	I/O	Internal Connection	Description
1~6	R3~R8	I	CMOS IN, Pull-low	Row control for keyboard matrix, active high
7	DOUT	0	NMOS OUT	Serial data output pin, with a 38kHz carrier
8	VDD	_	_	Positive power supply, 2.0V~3.6V for normal operation
9	D7	ı	CMOS IN	Most significant data bit (D7) code setting
10, 11	NC	_	_	No connection
12	VSS	_	_	Negative power supply, ground
13	LED	0	CMOS OUT	Transmission enable indicator output
14~21	C8~C1	I/O	CMOS IN/OUT, Pull-low	Column control for keyboard matrix
22	AIN	I	CMOS IN, Pull-high Pull-low	Low byte address codes (8 bits) scan input
23~24	R1~R2	I	CMOS IN, Pull-low	Row control for keyboard matrix, active high

### **Approximate Internal Connection Circuits**



Rev. 1.20 2 October 12, 2010



# **Absolute Maximum Ratings**

Supply Voltage	$V_{SS}$ =0.3V to $V_{SS}$ +6V	Storage Temperature	50°C to 125°C
Input Voltage	$V_{SS}$ -0.3V to $V_{DD}$ +0.3V	Operating Temperature	20°C to 75°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

### **Electrical Characteristic**

Ta=25°C

Cumbal	Davamatav	Test Conditions		Min.	T	Marr	Unit
Symbol	Parameter	V <sub>DD</sub>	Conditions	IVIIII.	Тур.	Max.	Unit
V <sub>DD</sub>	Operating Voltage	_	_	2.0	3.0	3.6	V
I <sub>STB</sub>	Standby Current	3V	Oscillator stops	_	0.1	1.0	μА
I <sub>DD</sub>	Operating Current	3V	f <sub>OSC</sub> =455kHz, no load	_	600	900	μА
I <sub>OL1</sub>	Output Sink Current for DOUT	3V	V <sub>O</sub> =0.6V	300	350	_	mA
I <sub>OH2</sub>	Output Source Current for LED	3V	V <sub>O</sub> =2.7V	-10	-60	_	μА
I <sub>OL2</sub>	Output Sink Current for LED	3V	V <sub>O</sub> =0.3V	1	2	_	mA
I <sub>OH3</sub>	Output Source Current for C1~C8	3V	V <sub>O</sub> =2.7V	-0.6	-2.0	_	mA
I <sub>OL3</sub>	Output Sink Current for C1~C8	3V	V <sub>O</sub> =0.3V	10	30	_	μА
V <sub>IH1</sub>	Input High Voltage for R1~R8	3V	_	1.9		3.0	V
V <sub>IL1</sub>	Input Low Voltage for R1~R8	3V	_	0	_	0.8	V
V <sub>IH2</sub>	Input High Voltage for C1~C8	3V	_	1.6		3.0	V
V <sub>IL2</sub>	Input Low Voltage for C1~C8	3V	_	0		0.6	V
V <sub>IH3</sub>	Input High Voltage for AIN	3V	_	1.5		3.0	V
V <sub>IL3</sub>	Input Low Voltage for AIN	3V	_	0		0.6	V
R <sub>PH1</sub>	Input Pull-high Resistance for AIN	3V	V <sub>IN</sub> =0V	100	200	400	kΩ
R <sub>PL1</sub>	Input Pull-low Resistance for AIN	3V	V <sub>IN</sub> =3V	70	150	250	kΩ
R <sub>PL2</sub>	Input Pull-low Resistance for R1~R8	3V	V <sub>IN</sub> =3V	120	200	320	kΩ
R <sub>PL3</sub>	Input Pull-low Resistance for C1~C8	3V	V <sub>IN</sub> =3V	300	500	1500	kΩ
	0	3V	Ta=25°C	450.45	455	459.55	kHz
fosc	System Frequency	2.0V~ 3.6V	0°C < Ta < 70°C	445.90	455	464.10	kHz

Note:  $f_{OSC}$  specification is guaranteed by design under  $0^{\circ}C < Ta < 70^{\circ}C$  and not subject to production testing.

Rev. 1.20 3 October 12, 2010



### **Functional Description**

### **Keyboard Scan**


The devices remain in the halt mode during the standby state (at this time, the oscillator stops, and the standby current<1 $\mu$ A). The HT6220A consists of 6 (8SOP) or 30 (16NSOP) active keys, HT6221A has 32 active keys, HT6221B has 48 active keys, and the HT6222A has 64 active keys. The keyboard forms of the devices are shown below.

### • The HT6220A keyboard form


### 8-pin SOP Package




#### 16-pin NSOP Package




### • The HT6221A keyboard form



### • The HT6221B keyboard form



#### • The HT6222A keyboard form




When one of the keys (6, 30, 32, 48 or 64 keys) is triggered for over 36ms, the oscillator is enabled and the chip is activated. If the key is pressed and held for 108ms or less, the 108ms transmission codes are enabled and comprised of a header code (9ms), an off code (4.5ms), low byte address codes (9ms~18ms), high byte address codes (9ms~18ms), 8-bit data codes (9ms~18ms), and the inverse codes of the 8-bit data codes (18ms~9ms). After the pressed key is held for 108ms, if the key is still held down, the transmission codes turn out to be a composition of header (9ms) and off codes (2.24ms) only.

To avoid mistakes made by keyboard scanning or simultaneous two-key inputs (except for the three double-key active functions (K21+K22, K21+K23, and K21+K24), the devices are facilitated with 36ms starting time.

The HT6220A (8SOP) and HT6221A/HT6221B/HT6222A also provide two double-key active functions (K21+K22 and K21+K23), and three double-key active functions (K21+K22, K21+K23 and K21+K24) respectively for tape deck recording operations. The double-key operation rules are shown in timing 4 and timing 6.


### **Transmission Codes**

The transmission codes of the devices consist of a 9ms header code, a 4.5ms off code, 16-bit address codes (18ms~36ms), 9ms~18ms 8-bit data codes, and the inverse code of the 8-bit data codes. The following is an illustration of the transmission codes.




Timing 1. Output Format for the DOUT

The output code carrier of the DOUT pin is shown in Timing 2.



The transmission codes employ the PPM (Pulse Position Modulation) method to represent their two logic states by "0" (1.12ms) and "1" (2.24ms) as shown in Timing 3.



Timing 3. Logic States

Rev. 1.20 5 October 12, 2010


#### • Setting the address codes (A0~A15)

The algorithm rule of the address codes (A0~A15) can be selected by mask option.

In this case, the 16-bit on-chip MASK ROM (ROM1 and ROM2) are available, and the value of ROM1 (8 bits) and ROM2 (8 bits) are decided by one MASK LAYER. The current value of ROM1 and ROM2 are both "00H". The A0~A7 are set by logical OR between the external switch S0~S7 and the ROM1. The A8~A15 equal some bits inverted to A0~A7, the inversion are decided by Logical OR between the external switch S8~S15 and the ROM2.


### For example:


The following is an illustration of these rules in selecting the address codes (A0~A15).





Rev. 1.20 6 October 12, 2010











### • Values of the data codes (D0~D7)

The HT6220A/HT6221A/HT6221B/HT6222A contain 6 (8SOP) or 30 (16NSOP), 32, 48 and 64 active keys, respectively. Each key corresponds to a data code. For tape deck recording, the HT6220A (8SOP) provides two double-key and the HT6221A/HT6221B/HT6222A provide three double-key functions. The double-key, single-key, and double-key operation rules are shown in Table 3, Table 4, Timing 4, Timing 5 and Timing 6.

Table 3: Double-key data code table

KEY	Data Codes D0~D6	Data Code D7
K21 + K22	1010110	0/1
K21 + K23	0110110	0/1
K21 + K24	1110110	0/1

Note: 1. D7 is defined by an external switch 2. In 8SOP package of HT6220A. The data code D7 is set to "1" only.


Table 4: K1~K64 single-key data code table

KEY	Data Codes D0~D6	Data Code D7	KEY	Data Codes D0~D6	Data Code D7
K1	000 000	0/1	K33	0000 001	0/1
K2	1000 000	0/1	K34	1000 001	0/1
K3	0100 000	0/1	K35	0100 001	0/1
K4	1100 000	0/1	K36	1100 001	0/1
K5	0010 000	0/1	K37	0010 001	0/1
K6	1010 000	0/1	K38	1010 001	0/1
K7	0110 000	0/1	K39	0110 001	0/1
K8	1110 000	0/1	K40	1110 001	0/1
K9	0001 000	0/1	K41	0001 001	0/1
K10	1001 000	0/1	K42	1001 001	0/1
K11	0101 000	0/1	K43	0101 001	0/1
K12	1101 000	0/1	K44	1101 001	0/1
K13	0011 000	0/1	K45	0011 001	0/1
K14	1011 000	0/1	K46	1011 001	0/1
K15	0111 000	0/1	K47	0111 001	0/1
K16	1111 000	0/1	K48	1111 001	0/1
K17	0000 100	0/1	K49	0000 101	0/1
K18	1000 100	0/1	K50	1000 101	0/1
K19	0100 100	0/1	K51	0100 101	0/1
K20	1100 100	0/1	K52	1100 101	0/1
K21	0010 100	0/1	K53	0010 101	0/1
K22	1010 100	0/1	K54	1010 101	0/1
K23	0110 100	0/1	K55	0110 101	0/1
K24	1110 100	0/1	K56	1110 101	0/1
K25	0001 100	0/1	K57	0001 101	0/1
K26	1001 100	0/1	K58	1001 101	0/1
K27	0101 100	0/1	K59	0101 101	0/1
K28	1101 100	0/1	K60	1101 101	0/1
K29	0011 100	0/1	K61	0011 101	0/1
K30	1011 100	0/1	K62	1011 101	0/1
K31	0111 100	0/1	K63	0111 101	0/1
K32	1111 100	0/1	K64	1111 101	0/1


Note: D7 is defined by an external switch

D7=0 : connect to VDD D7=1 : connect to VSS

Rev. 1.20 8 October 12, 2010



Timing 4. Invalid Double-Key Input




Note: Kn can be one of K1~K64

Timing 5. Valid Single-Key Input

Rev. 1.20 9 October 12, 2010





Note: Km can be one of K22~K24

Timing 6. Valid Double-Key Input

#### **DOUT and IR LED**

After the transmission codes are sent, the DOUT pin generates transmission codes with a carrier, and the IR-LED goes low to drive a transmission indicator. The DOUT pin abbreviate exterior transistor, to provide large current driving ability.


#### **IRC**

The frequency of the internal RC(IRC) oscillator is depending on the temperature and operating voltage.

At Ta=25°C at 3.0V, the IRC has an accuracy of  $\pm 1$  per cent. In the range of 0°C to 70°C at 2.0V~3.6V, the accuracy value of the RC frequency increases to the maximum value of  $\pm 2$  per cent.

### **Application Circuits**

### **HT6220A Application Circuit**




Note: Typical infrared diode: EL-1L2 ( CORP.)

Rev. 1.20 10 October 12, 2010



### HT6221A Application Circuit




Note: Typical infrared diode: EL-1L2 (KODENSHI CORP.)

Rev. 1.20 11 October 12, 2010



### HT6221B Application Circuit




Note: Typical infrared diode: EL-1L2 (KODENSHI CORP.)

Rev. 1.20 12 October 12, 2010



### **HT6222A Application Circuit**




Note: Typical infrared diode: EL-1L2 (KODENSHI CORP.)

Rev. 1.20 13 October 12, 2010




# Package Information

# 8-pin SOP (150mil) Outline Dimensions







### • MS-012


Cumbal	Dimensions in inch			
Symbol	Min.	Nom.	Max.	
А	0.228	_	0.244	
В	0.150	_	0.157	
С	0.012	_	0.020	
C'	0.188	_	0.197	
D	_	_	0.069	
E	_	0.050	_	
F	0.004	_	0.010	
G	0.016	_	0.050	
Н	0.007	_	0.010	
α	0°	_	8°	


Complete	Dimensions in mm			
Symbol	Min.	Nom.	Max.	
А	5.79	_	6.20	
В	3.81	_	3.99	
С	0.30	_	0.51	
C'	4.78	_	5.00	
D	_	_	1.75	
Е	_	1.27	_	
F	0.10		0.25	
G	0.41	_	1.27	
Н	0.18	_	0.25	
α	0°	_	8°	

Rev. 1.20 14 October 12, 2010



# 16-pin NSOP (150mil) Outline Dimensions







### • MS-012


Symbol	Dimensions in inch			
Symbol	Min.	Nom.	Max.	
A	0.228	_	0.244	
В	0.150	_	0.157	
С	0.012	_	0.020	
C'	0.386	_	0.402	
D	_	_	0.069	
E	_	0.050	_	
F	0.004	_	0.010	
G	0.016	_	0.050	
Н	0.007	_	0.010	
α	0°	_	8°	


Symbol	Dimensions in mm			
Symbol	Min.	Nom.	Max.	
A	5.79	_	6.20	
В	3.81	_	3.99	
С	0.30	_	0.51	
C'	9.80	_	10.21	
D	_	_	1.75	
E	_	1.27		
F	0.10	_	0.25	
G	0.41	_	1.27	
Н	0.18	_	0.25	
α	0°	_	8°	

Rev. 1.20 15 October 12, 2010



# 20-pin SOP (300mil) Outline Dimensions







# • MS-013


Symbol	Dimensions in inch			
Symbol	Min.	Nom.	Max.	
Α	0.393	_	0.419	
В	0.256	_	0.300	
С	0.012	_	0.020	
C'	0.496	_	0.512	
D	_	_	0.104	
E	_	0.050	_	
F	0.004	_	0.012	
G	0.016	_	0.050	
Н	0.008	_	0.013	
α	0°	_	8°	


Symbol	Dimensions in mm			
Symbol	Min.	Nom.	Max.	
A	9.98	_	10.64	
В	6.50	_	7.62	
С	0.30	_	0.51	
C'	12.60	_	13.00	
D	_	_	2.64	
E	_	1.27	_	
F	0.10	_	0.30	
G	0.41	_	1.27	
Н	0.20	_	0.33	
α	0°	_	8°	

Rev. 1.20 16 October 12, 2010



# 24-pin SOP (300mil) Outline Dimensions







# • MS-013

Symbol	Dimensions in inch			
Symbol	Min.	Nom.	Max.	
Α	0.393	_	0.419	
В	0.256	_	0.300	
С	0.012	_	0.020	
C'	0.598	_	0.613	
D	_	_	0.104	
E	_	0.050		
F	0.004	_	0.012	
G	0.016	_	0.050	
Н	0.008	_	0.013	
α	0°	_	8°	


Symbol	Dimensions in mm		
Symbol	Min.	Nom.	Max.
A	9.98	_	10.64
В	6.50	_	7.62
С	0.30	_	0.51
C'	15.19	_	15.57
D	_	_	2.64
E	_	1.27	_
F	0.10	_	0.30
G	0.41	_	1.27
Н	0.20	_	0.33
α	0°	_	8°

Rev. 1.20 17 October 12, 2010



# **Product Tape and Reel Specifications**

# **Reel Dimensions**



### SOP 8N

Symbol	Description	Dimensions in mm
Α	Reel Outer Diameter	330.0±1.0
В	Reel Inner Diameter	100.0±1.5
С	Spindle Hole Diameter	13.0 +0.5/-0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	12.8 +0.3/-0.2
T2	Reel Thickness	18.2±0.2

### SOP 16N (150mil)

Symbol	Description	Dimensions in mm
Α	Reel Outer Diameter	330.0±1.0
В	Reel Inner Diameter	100.0±1.5
С	Spindle Hole Diameter	13.0 +0.5/-0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	16.8 +0.3/-0.2
T2	Reel Thickness	22.2±0.2


# SOP 20W, SOP 24W

Symbol	Description	Dimensions in mm
Α	Reel Outer Diameter	330.0±1.0
В	Reel Inner Diameter	100.0±1.5
С	Spindle Hole Diameter	13.0 +0.5/-0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	24.8 +0.3/-0.2
T2	Reel Thickness	30.2±0.2

Rev. 1.20 18 October 12, 2010



# **Carrier Tape Dimensions**



# SOP 8N

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	12.0 +0.3/-0.1
Р	Cavity Pitch	8.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	5.5±0.1
D	Perforation Diameter	1.55±0.1
D1	Cavity Hole Diameter	1.50 +0.25/-0.00
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	6.4±0.1
В0	Cavity Width	5.2±0.1
K0	Cavity Depth	2.1±0.1
t	Carrier Tape Thickness	0.30±0.05
С	Cover Tape Width	9.3±0.1

# SOP 16N (150mil)

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	16.0±0.3
Р	Cavity Pitch	8.0±0.1
Е	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	7.5±0.1
D	Perforation Diameter	1.55 +0.10/-0.00
D1	Cavity Hole Diameter	1.50 +0.25/-0.00
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	6.5±0.1
В0	Cavity Width	10.3±0.1
K0	Cavity Depth	2.1±0.1
t	Carrier Tape Thickness	0.30±0.05
С	Cover Tape Width	13.3±0.1

Rev. 1.20 19 October 12, 2010



### SOP 20W

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24.0 +0.3/-0.1
Р	Cavity Pitch	12.0±0.1
Е	Perforation Position	1.75±0.10
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.5 +0.1/-0.0
D1	Cavity Hole Diameter	1.50 +0.25/-0.00
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	10.8±0.1
В0	Cavity Width	13.3±0.1
K0	Cavity Depth	3.2±0.1
t	Carrier Tape Thickness	0.30±0.05
С	Cover Tape Width	21.3±0.1

### SOP 24W

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24.0±0.3
Р	Cavity Pitch	12.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.55 +0.10/-0.00
D1	Cavity Hole Diameter	1.50 +0.25/-0.00
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	10.9±0.1
В0	Cavity Width	15.9±0.1
К0	Cavity Depth	3.1±0.1
t	Carrier Tape Thickness	0.35±0.05
С	Cover Tape Width	21.3±0.1

Rev. 1.20 October 12, 2010



Copyright @ 2010 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.

Rev. 1.20 21 October 12, 2010