

针对数字可视接口 (**DVI**) / 高清多媒体接口 (**HDMI**) 和显示端口 (**DP**) 应用的 具有集成 4 通道边频带信号开关的 12 通道 1:2 复用/去复用 (**MUX/DEMUX**) 开关

 查询样品: [TS3DV621](#)

特性

- 开关类型: **2:1** 或者 **1:2**
- 数据速率兼容性
 - **HDMI v1.4**
 - **DVI 1.0**
 - **DisplayPort 1.1a**
- 带宽 (-3dB) - **2.2GHz**
- R_{ON} - **8Ω**
- C_{ON} - **5.6pF**
- V_{CC} 范围 - **3.0V-3.6V**
- I/O 电压范围 - **0-5V**
- 位到位失真 - 典型值为 **6ps**
- 传播延迟 - 典型值为 **40ps**
- 特殊特性
 - 专用使能逻辑电路支持高阻抗 (**Hi-Z**) 模式
 - $I_{关断}$ 防止断电状态 ($V_{CC} = 0V$) 下的电流泄漏
- 静电放电 (**ESD**) 性能
 - **2kV** 人体模型 (**A114B, II** 类)
 - **1kV** 充电器件模型 (**C101**)
- **42 引脚四方扁平无引脚 (QFN) 封装 (9 x 3.5 mm, 引脚中心距 0.5mm)**

应用范围

- **DVI/HDMI/DisplayPort** 信号开关
- 通用 **TMDS/LVDS** 信号开关

说明

TS3DV621 是一款具有 4 个集成边频带控制通道 (DDC, AUX, CEC, 或者 HPD) 信号转换开关的 1:2 或者 2:1 双向复用器/去复用器。运行在 3 至 3.6V 的电源下, TS3DV621 提供低且平的接通状态电阻以及低 I/O 电容, 从而使 TS3DV621 获得一个值为 2.2GHz 的典型带宽。此器件为 HDMI, DVI, 和 DisplayPort 应用提供所需的高带宽。TS3DV621 将高速物理链路接口从一个单一的 HDMI 端口拓展至 2 个 HDMI 端口 (A 或 B 端口) 或者反之亦然。它还可被用于显示端口 (DP) 发送/接收应用。集成的边频带控制通道允许 5V 信号通过, 使得 TS3DV621 适合于 HDMI 应用。

TS3DV621 最常见的应用是接收应用。在这个情况下, 可有 2 个源 (DVD, 机顶盒, 或者游戏控制台) 被按一定路径连接至一个接收器。未选择的端口处于高阻抗模式, 这样接收器只从一个源接收信息。高带宽数码内容保护 (HDCP) 加密通过开关到达接收器进行解码。

订购信息

封装和订购信息, 请参见本文档末尾的封装选项附录。




图 1. 复用双视频输入源 (**HDMI/DisplayPort**)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PIN FUNCTIONS

PIN		I/O TYPE	DESCRIPTION
NAME	NO.		
VCC	1,17, 30	Power	Supply Voltage
GND	PowerPad	Ground	Ground
EN	8	I	Enable Input
SEL1	9	I	Select Input 1
SEL2	10	I	Select Input 2
D0+A	41	I/O	Port A, Lane 0, +ve signal
D0-A	39	I/O	Port A, Lane 0, -ve signal
D1+A	38	I/O	Port A, Lane 1, +ve signal
D1-A	36	I/O	Port A, Lane 1, -ve signal
D2+A	34	I/O	Port A, Lane 2, +ve signal
D2-B	32	I/O	Port A, Lane 2, -ve signal
VCC	31	I/O	Port A, Lane 3, +ve signal
D3+A	29	I/O	Port A, Lane 3, -ve signal
D3-A	27	I/O	Port A, Lane 3, -ve signal
D0+B	42	I/O	Port B, Lane 0, +ve signal
D0-B	40	I/O	Port B, Lane 0, -ve signal
D1+B	37	I/O	Port B, Lane 1, +ve signal
D1-B	35	I/O	Port B, Lane 1, -ve signal
D2+B	33	I/O	Port B, Lane 2, +ve signal
D2-B	31	I/O	Port B, Lane 2, -ve signal
AUX+A	25	I/O	Port B, Lane 3, +ve signal
AUX-B	23	I/O	Port B, Lane 3, -ve signal
AUX-A	22	I/O	Common Port, Lane 0, +ve signal
AUX-B	21	I/O	Common Port, Lane 0, -ve signal
CECB	18	I/O	Common Port, Lane 1, +ve signal
CECA	19	I/O	Common Port, Lane 1, -ve signal
HPDB	20	I/O	Common Port, Lane 2, +ve signal
HPDA	21	I/O	Common Port, Lane 2, -ve signal
AUX+A	25	I/O	Common Port, Lane 3, +ve signal
AUX-B	23	I/O	Common Port, Lane 3, -ve signal
CECB	18	I/O	+ve AUX Channel for Port A
CECA	19	I/O	-ve AUX Channel for Port A
HPDB	20	I/O	+ve AUX Channel for Port B
HPDA	21	I/O	-ve AUX Channel for Port B
AUX+A	25	I/O	HPD for Common Port
AUX-B	23	I/O	CEC for Common Port
AUX-A	22	I/O	CEC for Common Port
HPD	15	I/O	CEC for Common Port
CEC	16	I/O	CEC for Common Port

LOGIC DIAGRAM






Table 1. FUNCTION TABLE

EN	SEL1	SEL2	FUNCTION
L	X	X	All I/O = High Impedance
H	L ⁽¹⁾	L ⁽¹⁾	Output port A = Input Output Port B = High Impedance
H	H ⁽¹⁾	H ⁽¹⁾	Output Port A = High Impedance Output Port B = Input

(1) Tie SEL1 and SEL2 together for easy output control

APPLICATION EXAMPLES

Figure 2. Dual HDMI Source Application

Figure 3. Dual-Mode DisplayPort Application

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{CC}	Supply voltage range	-0.5	4.6	V
V _{I/O}	Analog voltage range ⁽²⁾⁽³⁾⁽⁴⁾	All I/O	-0.5	7 V
V _{IN}	Digital input voltage range ⁽²⁾⁽³⁾	SEL1, SEL2	-0.5	7 V
I _{I/OK}	Analog port diode current	V _{I/O} < 0		-50 mA
I _{IK}	Digital input clamp current	V _{IN} < 0		-50 mA
I _{I/O}	On-state switch current ⁽⁵⁾	All I/O	-128	128 mA
I _{DD} I _{GND}	Continuous current through V _{DD} or GND		-100	100 mA
θ _{JA}	Package thermal impedance ⁽⁶⁾	RUA package		31.8 °C/W
T _{stg}	Storage temperature range		-65	150 °C

- (1) Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to ground, unless otherwise specified.
- (3) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (4) V_I and V_O are used to denote specific conditions for V_{I/O}.
- (5) I_I and I_O are used to denote specific conditions for I_{I/O}.
- (6) The package thermal impedance is calculated in accordance with JESD 51-7

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage	3	3.6	V
V _{IH}	High-level control input voltage	SEL1, SEL2	2	5.5 V
V _{IL}	Low-level control input voltage	SEL1, SEL2	0	0.8 V
V _{IN}	Input voltage	SEL1, SEL2	0	5.5 V
V _{I/O}	Input/Output voltage		0	5.5 V
T _A	Operating free-air temperature		-40	85 °C

- (1) All unused control inputs of the device must be held at VDD or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number [SCBA004](#).

ELECTRICAL CHARACTERISTICS

PARAMETER		TEST CONDITIONS ⁽¹⁾	MIN	TYP ⁽²⁾	MAX	UNIT	
V _{IK}	Digital input clamp voltage	SEL1,SEL2	V _{CC} = 3.6 V, I _{IN} = -18 mA	- 1.2	- 0.8	V	
R _{ON}	On-state resistance	All I/O	V _{CC} = 3 V, 1.5 V ≤ V _{I/O} ≤ V _{CC} , I _{I/O} = -40 mA		8	12	Ω
R _{ON(flat)} ⁽³⁾	On-state resistance flatness	All I/O	V _{CC} = 3 V, V _{I/O} = 1.5 V and V _{CC} , I _{I/O} = -40mA		1.5		Ω
ΔR _{ON} ⁽⁴⁾	On-state resistance match between channels	All I/O	V _{CC} = 3 V, 1.5 V ≤ V _{I/O} ≤ V _{CC} , I _{I/O} = -40mA		0.4	1	Ω
I _{IH}	Digital input high leakage current	SEL1,SEL2	V _{CC} = 3.6 V, V _{IN} = V _{DD}		±1	μA	
I _{IL}	Digital input low leakage current	SEL1,SEL2	V _{CC} = 3.6 V, V _{IN} = GND		±1	μA	
I _{OFF}	Leakage under power off conditions	All outputs	V _{CC} = 0 V, V _{I/O} = 0 to 3.6 V, V _{IN} = 0 to 5.5V		±1	μA	
C _{IN}	Digital input capacitance	SEL1,SEL2	f = 1 MHz, V _{IN} = 0 V		2.6	3.2	pF
C _{OFF}	Switch OFF capacitance	All I/O	f = 1 MHz, V _{I/O} = 0 V, Output is open, Switch is OFF		2		pF
C _{ON}	Switch ON capacitance	All I/O	f = 1 MHz, V _{I/O} = 0 V, Output is open, Switch is ON		5.6		pF
I _{CC}	VCC supply current		V _{CC} = 3.6 V, I _{I/O} = 0, V _{IN} = V _{DD} or GND	300	400	μA	

(1) V_I, V_O, I_I, and I_O refer to I/O pins, V_{IN} refers to the control inputs

(2) All typical values are at V_{CC} = 3.3V (unless otherwise noted), T_A = 25°C

(3) R_{ON(FLAT)} is the difference of R_{ON} in a given channel at specified voltages.

(4) ΔR_{ON} is the difference of R_{ON} from center port to any other ports.

SWITCHING CHARACTERISTICS

Over recommended operation free-air temperature range, V_{CC} = 3.3 V ± 0.3 V, R_L = 200 Ω, C_L = 4 pF (unless otherwise noted) (see and)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{pd} ⁽²⁾	All I/O input side	All I/O output side		40		ps
t _{PZH} , t _{PZL}	SEL1, SEL2	All I/O	2	7		ns
t _{PHZ} , t _{PLZ}	SEL1, SEL2	All I/O	2	5		ns
t _{sk(o)} ⁽³⁾	All I/O input side	All I/O output side	6	30		ps
t _{sk(p)} ⁽⁴⁾			6	30		ps

(1) All typical values are at V_{CC} = 3.3 V (unless otherwise noted), T_A = 25°C.

(2) The propagation delay is the calculated RC time constant of the typical ON-State resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).

(3) Output skew between center port and any other channel.

(4) Skew between opposite transitions of the same output |t_{PHL} – t_{PLH}|

DYNAMIC CHARACTERISTICS

Over recommended operation free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TYP ⁽¹⁾	UNIT
XTALK	R _L = 50 Ω, f = 250 MHz (Figure 11)	-43	dB
OIRR	R _L = 50 Ω, f = 250 MHz (Figure 12)	-42	dB
BW	R _L = 50 Ω, Switch ON (Figure 10)	2.2	GHz

(1) All typical values are at V_{CC} = 3.3 V (unless otherwise noted), T_A = 25°C.

OPERATING CHARACTERISTICS




Figure 4. Gain vs Frequency




Figure 5. Off Isolation vs Frequency




Figure 6. Crosstalk vs Frequency






Figure 7. R_{ON} vs V_{IN}

PARAMETER MEASUREMENT INFORMATION

Enable and Disable Times




TEST	V_{DD}	S1	R_L	V_{in}	C_L	V_Δ
t_{PLZ}/t_{PZL}	$3.3 \text{ V} \pm 0.3 \text{ V}$	$2 \times V_{DD}$	200Ω	GND	4 pF	0.3 V
t_{PHZ}/t_{PZH}	$3.3 \text{ V} \pm 0.3 \text{ V}$	GND	200Ω	V_{DD}	4 pF	0.3 V




- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_0 = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .

Figure 8. Test Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION (continued)



TEST	V _{CC}	S1	R _L	V _{in}	C _L
t _{sk(o)}	3.3 V ± 0.3 V	Open	200 Ω	V _{CC} or GND	4 pF
t _{sk(p)}	3.3 V ± 0.3V	Open	200 Ω	V _{CC} or GND	4 pF



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.
 - D. The outputs are measured one at a time, with one transition per measurement.

Figure 9. Test Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION (continued)




Figure 10. Test Circuit for Frequency Response (BW)

Frequency response is measured at the output of the ON channel. For example, when $V_{SEL} = 0$ and A_0 is the input, the output is measured at B_0 . All unused analog I/O ports are left open.

HP8753ES Setup

Average = 4


RBW = 3 kHz

$V_{BIAS} = 0.35$ V

ST = 2 s

P1 = 0 dBm

PARAMETER MEASUREMENT INFORMATION (continued)



A. C_L includes probe and jig capacitance.

B. A 50 W termination resistor is needed to match the loading of the network analyzer.

Figure 11. Test Circuit for Crosstalk (X_{TALK})

Crosstalk is measured at the output of the nonadjacent ON channel. For example, when $V_{SEL} = 0$ and A_1 is the input, the output is measured at A_3 . All unused analog input (A) ports are connected to GND, and output (B) ports are left open.

HP8753ES Setup

Average = 4


RBW = 3 kHz

$V_{BIAS} = 0.35$ V

ST = 2 s

P1 = 0 dBm

PARAMETER MEASUREMENT INFORMATION (continued)



- A. C_i includes probe and jig capacitance.
 B. A 50 W termination resistor is needed to match the loading of the network analyzer.

Figure 12. Test Circuit for OFF Isolation (O_{IRR})

OFF isolation is measured at the output of the OFF channel. For example, when $V_{SEL} = GND$ and A_1 is the input, the output is measured at B_2 . All unused analog input (A) ports are connected to ground, and output (B) ports are left open.

HP8753ES Setup

Average = 4

RBW = 3 kHz

$V_{BIAS} = 0.35 \text{ V}$

ST = 2 s

P1 = 0 dBm

REVISION HISTORY

Changes from Original (January 2012) to Revision A	Page
• Changed 将特性中 C _{ON} 的值从 5.6pF 改为 4pF。	1
• Deleted LEVEL-SHIFTING REQUIREMENT FOR DUAL-MODE DP/HDMI APPLICATION section from document.	4
• Added C _{ON} TYP value to the ELECTRICAL CHARACTERISTICS table.	6

Changes from Revision A (February 2012) to Revision B	Page
• Changed C _{ON} 的值从 4pF 改为 5.6pF。	1
• Changed C _{ON} TYP value to the ELECTRICAL CHARACTERISTICS table.	6

Changes from Revision B (May 2012) to Revision C	Page
• 更新的应用。	1

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TS3DV621RUAR	ACTIVE	WQFN	RUA	42	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	SD621	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




www.ti.com

PACKAGE OPTION ADDENDUM


31-Aug-2016

TAPE AND REEL INFORMATION

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3DV621RUAR	WQFN	RUA	42	3000	330.0	16.4	3.8	9.3	1.0	8.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3DV621RUAR	WQFN	RUA	42	3000	358.0	335.0	35.0

MECHANICAL DATA

RUA (R-PWQFN-N42)

PLASTIC QUAD FLATPACK NO-LEAD



Bottom View

4208351/C 06/11

- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - This drawing is subject to change without notice.
 - QFN (Quad Flatpack No-Lead) package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

THERMAL PAD MECHANICAL DATA

RUA (R-PWQFN-N42)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

4208352/E 01/13

NOTE: All linear dimensions are in millimeters




LAND PATTERN DATA

RUA (R-PWQFN-N42)

PLASTIC QUAD FLATPACK NO-LEAD


Example Board Layout

Example Stencil Design
0,125 Thick Stencil
(Note E)



Example
Solder Mask Opening
(Note F)
Pad Geometry
(Note C)

Example Via Layout Design
Via layout may vary depending
on layout constraints
(Note D, F)



4210129/D 01/13

- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.

重要声明

德州仪器 (TI) 公司有权按照最新发布的 JESD46 对其半导体产品和服务进行纠正、增强、改进和其他修改，并不再按最新发布的 JESD48 提供任何产品和服务。买方在下订单前应获取最新的相关信息，并验证这些信息是否完整且是最新的。

TI 公布的半导体产品销售条款 (<http://www.ti.com/sc/docs/stdterms.htm>) 适用于 TI 已认证和批准上市的已封装集成电路产品的销售。另有其他条款可能适用于其他类型 TI 产品及服务的使用或销售。

复制 TI 数据表上 TI 信息的重要部分时，不得变更该等信息，且必须随附所有相关保证、条件、限制和通知，否则不得复制。TI 对该等复制文件不承担任何责任。第三方信息可能受到其它限制条件的制约。在转售 TI 产品或服务时，如果存在对产品或服务参数的虚假陈述，则会失去相关 TI 产品或服务的明示或暗示保证，且构成不公平的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

买方和在系统中整合 TI 产品的其他开发人员（总称“设计人员”）理解并同意，设计人员在设计应用时应自行实施独立的分析、评价和判断，且应全权负责并确保应用的安全性，及设计人员的应用（包括应用中使用的所有 TI 产品）应符合所有适用的法律法规及其他相关要求。设计人员就自己设计的应用声明，其具备制订和实施下列保障措施所需的一切必要专业知识，能够 (1) 预见故障的危险后果，(2) 监视故障及其后果，以及 (3) 降低可能导致危险的故障几率并采取适当措施。设计人员同意，在使用或分发包含 TI 产品的任何应用前，将彻底测试该等应用和该等应用中所用 TI 产品的功能。

TI 提供技术、应用或其他设计建议、质量特点、可靠性数据或其他服务或信息，包括但不限于与评估模块有关的参考设计和材料（总称“TI 资源”），旨在帮助设计人员开发整合了 TI 产品的应用，如果设计人员（个人，或如果是代表公司，则为设计人员的公司）以任何方式下载、访问或使用任何特定的 TI 资源，即表示其同意仅为该等目标，按照本通知的条款使用任何特定 TI 资源。

TI 所提供的 TI 资源，并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明；也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。除特定 TI 资源的公开文档中明确列出的测试外，TI 未进行任何其他测试。

设计人员只有在开发包含该等 TI 资源所列 TI 产品的应用时，才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法理授予您任何 TI 知识产权的任何其他明示或默示的许可，也未授予您 TI 或第三方的任何技术或知识产权的许可，该等产权包括但不限于任何专利权、版权、屏蔽作品权或与使用 TI 产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系“按原样”提供。TI 兹免除对资源及其使用作出所有其他明确或默认的保证或陈述，包括但不限于对准确性或完整性、产权保证、无屡发故障保证，以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。TI 不负责任何申索，包括但不限于因组合产品所致或与之有关的申索，也不为或对设计人员进行辩护或赔偿，即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿，不管 TI 是否获悉可能会产生上述损害赔偿，TI概不负责。

除 TI 已明确指出特定产品已达到特定行业标准（例如 ISO/TS 16949 和 ISO 26262）的要求外，TI 不对未达到任何该等行业标准要求而承担任何责任。

如果 TI 明确宣称产品有助于功能安全或符合行业功能安全标准，则该等产品旨在帮助客户设计和创作自己的符合相关功能安全标准和要求的应用。在应用内使用产品的行为本身不会配有任何安全特性。设计人员必须确保遵守适用于其应用的相关安全要求和标准。设计人员不可将任何 TI 产品用于关乎性命的医疗设备，除非已由各方获得授权的管理人员签署专门的合同对此类应用专门作出规定。关乎性命的医疗设备是指出现故障会导致严重身体伤害或死亡的医疗设备（例如生命保障设备、心脏起搏器、心脏除颤器、人工心脏泵、神经刺激器以及植入设备）。此类设备包括但不限于，美国食品药品监督管理局认定为 III 类设备的设备，以及在美国以外的其他国家或地区认定为同等类别设备的所有医疗设备。

TI 可能明确指定某些产品具备某些特定资格（例如 Q100、军用级或增强型产品）。设计人员同意，其具备一切必要专业知识，可以为自己的应用选择适合的产品，并且正确选择产品的风险由设计人员承担。设计人员单方面负责遵守与该等选择有关的所有法律或监管要求。

设计人员同意向 TI 及其代表全额赔偿因其不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2017 德州仪器半导体技术（上海）有限公司