

DS25BR100 / DS25BR101 3.125 Gbps LVDS Buffer with Transmit Pre-Emphasis and Receive Equalization

Check for Samples: DS25BR100

FEATURES

- DC 3.125 Gbps Low Jitter, High Noise Immunity, Low Power Operation
- Receive Equalization Reduces ISI Jitter Due to Media Loss
- Transmit Pre-Emphasis Drives Lossy Backplanes and Cables
- On-Chip 100Ω Input and Output Termination:
 - Minimizes Insertion and Return Losses
 - Reduces Component Count
 - Minimizes Board Space
- DS25BR101 Eliminates On-Chip Input Termination for Added Design Flexibility
- 7 kV ESD on LVDS I/O Pins Protects Adjoining Components
- Small 3 mm x 3 mm WSON-8 Space Saving Package

APPLICATIONS

- Clock and Data Buffering
- Metallic Cable Driving and Equalization
- FR-4 Equalization


DESCRIPTION

The DS25BR100 and DS25BR101 are single channel 3.125 Gbps LVDS buffers optimized for high-speed signal transmission over lossy FR-4 printed circuit board backplanes and balanced metallic cables. Fully differential signal paths ensure exceptional signal integrity and noise immunity.

The DS25BR100 and DS25BR101 feature transmit pre-emphasis (PE) and receive equalization (EQ), making them ideal for use as a repeater device. Other LVDS devices with similar IO characteristics include the following products. The DS25BR120 features four levels of pre-emphasis for use as an optimized driver device, while the DS25BR110 features four levels of equalization for use as an optimized receiver device. The DS25BR150 is a buffer/repeater with the lowest power consumption and does not feature transmit pre-emphasis nor receive equalization.

Wide input common mode range allows the receiver to accept signals with LVDS, CML and LVPECL levels; the output levels are LVDS. A very small package footprint requires minimal space on the board while the flow-through pinout allows easy board layout. On the DS25BR100 the differential input and output is internally terminated with a 100 Ω resistor to lower return losses, reduce component count and further minimize board space. For added design flexibility the 100 Ω input terminations on the DS25BR101 have been eliminated. This elimination enables a designer to adjust the termination for custom interconnect topologies and layout.

Typical Application




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



Device Information

Device	Function	Termination Option	Available Signal Conditioning
DS25BR100	Buffer / Repeater	Internal 100 Ω for LVDS inputs	2 Levels: PE and EQ
DS25BR101	Buffer / Repeater	External termination required	2 Levels: PE and EQ
DS25BR110	Receiver	Internal 100 Ω for LVDS inputs	4 Levels: EQ
DS25BR120	Driver	Internal 100 Ω for LVDS inputs	4 Levels: PE
DS25BR150	Buffer / Repeater	Internal 100 Ω for LVDS inputs	None

Block Diagram



DS25BR101 eliminates 100Ω input termination.

Pin Diagram

1				
EQ	1	DAP	8	VCC
IN+	2	DAF	7	OUT+
IN-	3	GND	6	OUT-
PE	4		5	NC

PIN DESCRIPTIONS

Pin Name	Pin Name	Pin Type	Pin Description
EQ	1	Input	Equalizer select pin.
IN+	IN+ 2 IN- 3		Non-inverting LVDS input pin.
IN-			Inverting LVDS input pin.
PE	4	Input	Pre-emphasis select pin.
NC	5	NA	"NO CONNECT" pin.
OUT-	6	Output	Inverting LVDS output pin.
OUT+	7	Output	Non-inverting LVDS Output pin.
VCC	8	Power	Power supply pin.
GND	DAP	Power	Ground pad (DAP - die attach pad).

Control Pins (PE and EQ) Truth Table

EQ	PE	Equalization Level	Pre-emphasis Level
0	0	Low (Approx. 4 dB at 1.56 GHz)	Off
0	1	Low (Approx. 4 dB at 1.56 GHz)	Medium (Approx. 6 dB at 1.56 GHz)
1	0	Medium (Approx. 8 dB at 1.56 GHz)	Off
1	1	Medium (Approx. 8 dB at 1.56 GHz)	Medium (Approx. 6 dB at 1.56 GHz)

SNLS217F - MARCH 2007 - REVISED APRIL 2013



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings⁽¹⁾⁽²⁾

Supply Voltage (V _{CC})		-0.3V to +4V	
LVCMOS Input Voltage (EQ, PE)	-0.3V to (V _{CC} + 0.3V)		
LVDS Input Voltage (IN+, IN-)	-0.3V to +4V		
Differential Input Voltage VID (DS25BR100)		1V	
LVDS Differential Input Voltage (DS25BR101)		V _{CC} + 0.6V	
LVDS Output Voltage (OUT+, OUT-)		-0.3V to (V _{CC} + 0.3V)	
LVDS Differential Output Voltage ((OUT+) - (OUT-))	0V to 1V		
LVDS Output Short Circuit Current Duration	5 ms		
Junction Temperature	+150°C		
Storage Temperature Range		−65°C to +150°C	
Lead Temperature Range	Soldering (4 sec.)	+260°C	
Maximum Dackage Dawer Dissinction at 25%	NGQ0008A Package	2.08W	
Maximum Package Power Dissipation at 25°C	Derate NGQ0008A Package	16.7 mW/°C above +25°C	
Dackage Thermal Registeres	θ _{JA}	+60.0°C/W	
Package Thermal Resistance	θ _{JC}	+12.3°C/W	
	HBM ⁽³⁾	≥7 kV	
ESD Susceptibility	MM ⁽⁴⁾	≥250V	
	CDM ⁽⁵⁾	≥1250V	

(1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions.

(2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
 (3) Human Body Model, applicable std. JESD22-A114C

Human Body Model, applicable std. JESD22-A114C
 Machine Model, applicable std. JESD22-A115-A

(5) Field Induced Charge Device Model, applicable std. JESD22-C101-C

Recommended Operating Conditions

	Min	Тур	Max	Units
Supply Voltage (V _{CC})	3.0	3.3	3.6	V
Receiver Differential Input Voltage (VID) (DS25BR100 only)			1.0	V
Operating Free Air Temperature (T _A)	-40	+25	+85	°C



DC Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified⁽¹⁾⁽²⁾⁽³⁾

	Parameter	Test Conditions	Min	Тур	Max	Units
LVCMO	DS INPUT DC SPECIFICATIONS (EQ, PE)					
VIH	High Level Input Voltage		2.0		V _{CC}	V
V _{IL}	Low Level Input Voltage		GND		0.8	V
I _{IH}	High Level Input Current	V _{IN} = 3.6V V _{CC} = 3.6V		0	±10	μA
I _{IL}	Low Level Input Current	$V_{IN} = GND$ $V_{CC} = 3.6V$		0	±10	μA
V _{CL}	Input Clamp Voltage	$I_{CL} = -18 \text{ mA}, V_{CC} = 0 \text{V}$		-0.9	-1.5	V
LVDS	OUTPUT DC SPECIFICATIONS (OUT+, OUT-)	•				
V _{OD}	Differential Output Voltage		250	350	450	mV
ΔV _{OD}	Change in Magnitude of V _{OD} for Complimentary Output States	R _L = 100Ω	-35		35	mV
V _{OS}	Offset Voltage		1.05	1.2	1.375	V
ΔV _{OS}	Change in Magnitude of V _{OS} for Complimentary Output States	R _L = 100Ω	-35		35	mV
l _{os}	Output Short Circuit Current ⁽⁴⁾	OUT to GND, $PE = 0$		-35	-55	mA
		OUT to V_{CC} , PE = 0		7	55	mA
C _{OUT}	Output Capacitance	Any LVDS Output Pin to GND		1.2		pF
R _{OUT}	Output Termination Resistor	Between OUT+ and OUT-		100		Ω
LVDS I	NPUT DC SPECIFICATIONS (IN+, IN-)					
V _{ID}	Input Differential Voltage ⁽⁵⁾		0		1	V
V _{TH}	Differential Input High Threshold	V_{CM} = +0.05V or V_{CC} -0.05V		0	+100	mV
V _{TL}	Differential Input Low Threshold		-100	0		mV
V _{CMR}	Common Mode Voltage Range	V _{ID} = 100 mV	0.05		V _{CC} - 0.05	V
I _{IN}	Input Current	V _{IN} = GND or 3.6V V _{CC} = 3.6V or 0.0V		±1	±10	μA
CIN	Input Capacitance	Any LVDS Input Pin to GND		1.7		pF
R _{IN}	Input Termination Resistor ⁽⁶⁾	Between IN+ and IN-		100		Ω
SUPPL	Y CURRENT					
I _{CC}	Supply Current	EQ = 0, PE = 0		35	43	mA

(1) The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.

(2) Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except V_{OD} and ΔV_{OD} .

(3) Typical values represent most likely parametric norms for $V_{CC} = +3.3V$ and $T_A = +25^{\circ}C$, and at the Recommended Operation Conditions at the time of product characterization and are not ensured.

(4) Output short circuit current (I_{OS}) is specified as magnitude only, minus sign indicates direction only.

(5) Input Differential Voltage (V_{ID}) The DS25BR100 limits input amplitude to 1 volt. The DS25BR101 supports any V_{ID} within the supply voltage to GND range.

(6) Input Termination Resistor (R_{IN}) The DS25BR100 provides an integrated 100 ohm input termination for the high speed LVDS pair. The DS25BR101 eliminates this internal termination.



SNLS217F - MARCH 2007 - REVISED APRIL 2013

www.ti.com

AC Electrical Characteristics⁽¹⁾

Over recommended operating supply and temperature ranges unless otherwise specified⁽²⁾⁽³⁾

	Parameter	Test Co	onditions	Min	Тур	Max	Units
LVDS	OUTPUT AC SPECIFICATIONS (OUT+, OUT-)						
t _{PHLD}	Differential Propagation Delay High to Low	D 4000	5 4000			465	ps
t _{PLHD}	Differential Propagation Delay Low to High	$R_{L} = 100\Omega$	$R_{L} = 100\Omega$		350	465	ps
t _{SKD1}	Pulse Skew t _{PLHD} - t _{PHLD} ⁽⁴⁾				45	100	ps
t _{SKD2}	Part to Part Skew ⁽⁵⁾				45	150	ps
t _{LHT}	Rise Time	D 1000			80	150	ps
t _{HLT}	Fall Time	R _L = 100Ω			80	150	ps
JITTEF	R PERFORMANCE WITH PE = OFF AND EQ = LC)W ⁽⁶⁾⁽⁷⁾					
t _{RJ1A}		V _{ID} = 350 mV	2.5 Gbps		0.5	1	ps
t _{RJ2A}	Random Jitter (RMS Value) Input Test Channel D ⁽⁸⁾	$V_{CM} = 1.2V$ Clock (RZ) PE = 0, EQ = 0	3.125 Gbps		0.5	1	ps
t _{DJ1A}		V _{ID} = 350 mV	2.5 Gbps		1	16	ps
t _{DJ2A}	Deterministic Jitter (Peak to Peak) Input Test Channel D ⁽⁹⁾	V _{CM} = 1.2V K28.5 (NRZ) PE = 0, EQ = 0	3.125 Gbps		11	31	ps
t _{TJ1A}		V _{ID} = 350 mV	2.5 Gbps		0.03	0.09	UI _{P-P}
t _{TJ2A}	Total Jitter (Peak to Peak) Input Test Channel D ⁽¹⁰⁾	V _{CM} = 1.2V PRBS-23 (NRZ) PE = 0, EQ = 0	3.125 Gbps		0.06	0.14	UI _{P-P}
JITTEF	PERFORMANCE WITH PE = OFF AND EQ = ME	EDIUM ⁽⁶⁾⁽⁷⁾					
t _{RJ1B}		V _{ID} = 350 mV	2.5 Gbps		0.5	1	ps
t _{RJ2B}	Random Jitter (RMS Value) Input Test Channel E ⁽⁸⁾	V _{CM} = 1.2V Clock (RZ) PE = 0, EQ = 1	3.125 Gbps		0.5	1	ps
t _{DJ1B}		V _{ID} = 350 mV	2.5 Gbps		10	29	ps
t _{DJ2B}	Deterministic Jitter (Peak to Peak) Input Test Channel E ⁽⁹⁾	V _{CM} = 1.2V K28.5 (NRZ) PE = 0, EQ = 1	3.125 Gbps		27	43	ps
t _{TJ1B}		V _{ID} = 350 mV	2.5 Gbps		0.07	0.12	UI _{P-P}
t _{TJ2B}	Total Jitter (Peak to Peak) Input Test Channel E ⁽¹⁰⁾	V _{CM} = 1.2V PRBS-23 (NRZ) PE = 0, EQ = 1	3.125 Gbps		0.12	0.17	UI _{P-P}

(1) Specification is ensured by characterization and is not tested in production.

(2) The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.

(3) Typical values represent most likely parametric norms for $V_{CC} = +3.3V$ and $T_A = +25^{\circ}C$, and at the Recommended Operation Conditions at the time of product characterization and are not ensured.

(4) t_{SKD1}, |t_{PLHD} - t_{PHLD}|, is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.

(5) t_{SKD2} , Part to Part Skew, is defined as the difference between the minimum and maximum differential propagation delays. This

specification applies to devices at the same V_{CC} and within 5°C of each other within the operating temperature range.
(6) Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except V_{OD} and ΔV_{OD}.

(7) Typical values represent most likely parametric norms for $V_{CC} = +3.3V$ and $T_A = +25^{\circ}C$, and at the Recommended Operation Conditions at the time of product characterization and are not ensured.

(8) Measured on a clock edge with a histogram and an acummulation of 1500 histogram hits. Input stimulus jitter is subtracted geometrically.

(9) Tested with a combination of the 1100000101 (K28.5+ character) and 0011111010 (K28.5- character) patterns. Input stimulus jitter is subtracted algebraically.

(10) Measured on an eye diagram with a histogram and an acummulation of 3500 histogram hits. Input stimulus jitter is subtracted.

Texas Instruments

www.ti.com

AC Electrical Characteristics⁽¹⁾ (continued)

Over recommended operating supply and temperature ranges unless otherwise specified⁽²⁾⁽³⁾

	Parameter	Test Co	Min	Тур	Max	Units	
JITTE	R PERFORMANCE WITH PE = MEDIUM AND	$EQ = LOW^{(11)(12)}$					
t _{RJ1C}	Random Jitter (RMS Value)	V _{ID} = 350 mV	2.5 Gbps		0.5	1	ps
t _{RJ2C}	Input Test Channel D Output Test Channel B ⁽¹³⁾	V _{CM} = 1.2V Clock (RZ) PE = 1, EQ = 0	3.125 Gbps		0.5	1	ps
t _{DJ1C}	Deterministic Jitter (Peak to Peak)	V _{ID} = 350 mV	2.5 Gbps		29	57	ps
t _{DJ2C}	Input Test Channel D Output Test Channel B ⁽¹⁴⁾	V _{CM} = 1.2V K28.5 (NRZ) PE = 1, EQ = 0	3.125 Gbps		29	51	ps
t _{TJ1C}	Total Jitter (Peak to Peak)	V _{ID} = 350 mV	2.5 Gbps		0.10	0.19	UI _{P-P}
t _{TJ2C}	Input Test Channel D Output Test Channel B ⁽¹⁵⁾	V _{CM} = 1.2V PRBS-23 (NRZ) PE = 1, EQ = 0	3.125 Gbps		0.13	0.22	UI _{P-P}
JITTE	R PERFORMANCE WITH PE = MEDIUM AND	$EQ = MEDIUM^{(11)(12)}$	L				
t _{RJ1D}	Random Jitter (RMS Value)	V _{ID} = 350 mV	2.5 Gbps		0.5	1.1	ps
t _{RJ2D}	Input Test Channel E Output Test Channel B ⁽¹³⁾	V _{CM} = 1.2V Clock (RZ) PE = 1, EQ = 1	3.125 Gbps		0.5	1	ps
t _{DJ1D}	Deterministic Jitter (Peak to Peak)	V _{ID} = 350 mV	2.5 Gbps		41	77	ps
t _{DJ2D}	Input Test Channel E Output Test Channel B ⁽¹⁴⁾	V _{CM} = 1.2V K28.5 (NRZ) PE = 1, EQ = 1	3.125 Gbps		46	98	ps
t _{TJ1D}	Total Jitter (Peak to Peak)	V _{ID} = 350 mV	2.5 Gbps		0.13	0.20	UI _{P-P}
t _{TJ2D}	Input Test Channel E Output Test Channel B ⁽¹⁵⁾	V _{CM} = 1.2V PRBS-23 (NRZ) PE = 1, EQ = 1	3.125 Gbps		0.19	0.30	UI _{P-P}

(11) Typical values represent most likely parametric norms for V_{CC} = +3.3V and T_A = +25°C, and at the Recommended Operation Conditions at the time of product characterization and are not ensured.

(12) Input Differential Voltage (V_{ID}) The DS25BR100 limits input amplitude to 1 volt. The DS25BR101 supports any V_{ID} within the supply voltage to GND range.

(13) Measured on a clock edge with a histogram and an acummulation of 1500 histogram hits. Input stimulus jitter is subtracted geometrically.

(14) Tested with a combination of the 1100000101 (K28.5+ character) and 0011111010 (K28.5- character) patterns. Input stimulus jitter is subtracted algebraically.

(15) Measured on an eye diagram with a histogram and an acummulation of 3500 histogram hits. Input stimulus jitter is subtracted.

6



SNLS217F - MARCH 2007 - REVISED APRIL 2013

www.ti.com

Typical Performance Characteristics




Figure 1. Maximum Data Rate as a Function of CAT5e (Belden 1700A) Length




Figure 3. A 3.125 Gbps NRZ PRBS-7 After 60" Differential FR-4 Stripline V:125 mV / DIV, H:50 ps / DIV




Figure 5. An Equalized (with PE and EQ) 2.5 Gbps NRZ PRBS-7 After The 40" Input and 20" Output Differential Stripline (Figure 16) V:125 mV / DIV, H:75 ps / DIV





Figure 2. A 2.5 Gbps NRZ PRBS-7 After 60" Differential FR-4 Stripline V:125 mV / DIV, H:75 ps / DIV



CAT5e LENGTH (m) Figure 4. Maximum Data Rate as a Function of CAT5e (Belden 1700A) Length




Figure 6. An Equalized (with PE and EQ) 3.125 Gbps NRZ PRBS-7 After The 40" Input and 20" Output Differential Stripline (Figure 16) V:125 mV / DIV, H:50 ps / DIV

SNLS217F-MARCH 2007-REVISED APRIL 2013




Figure 7. Total Jitter as a Function of Data Rate




Figure 9. Power Supply Current as a Function of Frequency




Figure 11. Total Jitter as a Function of Input Amplitude




Figure 8. Total Jitter as a Function of Input Amplitude




Figure 10. Total Jitter as a Function of Data Rate

www.ti.com

8



SNLS217F - MARCH 2007 - REVISED APRIL 2013

APPLICATION INFORMATION

DC Test Circuits




Figure 12. Differential Driver DC Test Circuit

AC Test Circuits and Timing Diagrams




Figure 13. Differential Driver AC Test Circuit

NOTE DS25BR101 requires external 100Ω input termination.




Figure 14. Propagation Delay Timing Diagram





Figure 15. LVDS Output Transition Times

SNLS217F-MARCH 2007-REVISED APRIL 2013

Pre-Emphasis and Equalization Test Circuits





NOTE DS25BR101 requires external 100Ω input termination.




Figure 17. Equalization Performance Test Circuit

NOTE

DS25BR101 requires external 100Ω input termination.




Figure 18. Test Channel Description



Test Channel Loss Characteristics

The test channel was fabricated with Polyclad PCL-FR-370-Laminate/PCL-FRP-370 Prepreg materials (Dielectric constant of 3.7 and Loss Tangent of 0.02). The edge coupled differential striplines have the following geometries: Trace Width (W) = 5 mils, Gap (S) = 5 mils, Height (B) = 16 mils.

Test Channel	Length	Insertion Loss (dB)							
	(inches)	500 MHz	750 MHz	1000 MHz	1250 MHz	1500 MHz	1560 MHz		
А	10	-1.2	-1.7	-2.0	-2.4	-2.7	-2.8		
В	20	-2.6	-3.5	-4.1	-4.8	-5.5	-5.6		
С	30	-4.3	-5.7	-7.0	-8.2	-9.4	-9.7		
D	15	-1.6	-2.2	-2.7	-3.2	-3.7	-3.8		
E	30	-3.4	-4.5	-5.6	-6.6	-7.7	-7.9		
F	60	-7.8	-10.3	-12.4	-14.5	-16.6	-17.0		


Device Operation

INPUT INTERFACING


The DS25BR100/101 accepts differential signals and allows simple AC or DC coupling. With a wide common mode range, the DS25BR100/101 can be DC-coupled with all common differential drivers (i.e. LVPECL, LVDS, CML). The following three figures illustrate typical DC-coupled interface to common differential drivers.

The DS25BR100 inputs are internally terminated with a 100Ω resistor for optimal device performance, reduced component count, and minimum board space. External input terminations on the DS25BR101 need to be placed as close as possible to the device inputs to achieve equivalent AC performance. It is recommended to use SMT resistors sized 0402 or smaller and to keep the mounting distance to the DS25BR101 pins under 200 mils.

When using the DS25BR101 in a limited multi-drop topology, any transmission line stubs should be kept very short to minimize any negative effects on signal quality. A single termination resistor or resistor network that matches the differential line impedance should be used. If DS25BR101 input pairs from two separate devices are to be connected to a single differential output, it is recommended to mount the DS25BR101 devices directly opposite of each other. One on top of the PCB and the other directly under the first on the bottom of the PCB keeps the distance between inputs equal to the PCB thickness.












SNLS217F - MARCH 2007 - REVISED APRIL 2013







NOTE DS25BR101 requires external 100Ω input termination.

OUTPUT INTERFACING

The DS25BR100/101 outputs signals are compliant to the LVDS standard. It can be DC-coupled to most common differential receivers. The following figure illustrates the typical DC-coupled interface to common differential receivers and assumes that the receivers have high impedance inputs. While most differential receivers have a common mode input range that can accommodate LVDS compliant signals, it is recommended to check the respective receiver's datasheet prior to implementing the suggested interface implementation.




Figure 22. Typical Output DC-Coupled Interface to an LVDS, CML or LVPECL Receiver



SNLS217F - MARCH 2007 - REVISED APRIL 2013

REVISION HISTORY

Cł	nanges from Revision E (April 2013) to Revision F P	age
•	Changed layout of National Data Sheet to TI format	. 12



8-Oct-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	-		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
DS25BR100TSD/NOPB	ACTIVE	WSON	NGQ	8	1000	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 85	2R100	Samples
DS25BR101TSD/NOPB	ACTIVE	WSON	NGQ	8	1000	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 85	2R101	Samples
DS25BR101TSDE/NOPB	ACTIVE	WSON	NGQ	8	250	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 85	2R101	Samples
DS25BR101TSDX/NOPB	ACTIVE	WSON	NGQ	8	4500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 85	2R101	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



8-Oct-2015

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS25BR100TSD/NOPB	WSON	NGQ	8	1000	178.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
DS25BR101TSD/NOPB	WSON	NGQ	8	1000	178.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
DS25BR101TSDE/NOPB	WSON	NGQ	8	250	178.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
DS25BR101TSDX/NOPB	WSON	NGQ	8	4500	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

20-Sep-2016



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS25BR100TSD/NOPB	WSON	NGQ	8	1000	210.0	185.0	35.0
DS25BR101TSD/NOPB	WSON	NGQ	8	1000	210.0	185.0	35.0
DS25BR101TSDE/NOPB	WSON	NGQ	8	250	210.0	185.0	35.0
DS25BR101TSDX/NOPB	WSON	NGQ	8	4500	367.0	367.0	35.0


NGQ0008A



PACKAGE OUTLINE

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




NGQ0008A

EXAMPLE BOARD LAYOUT

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




NGQ0008A

EXAMPLE STENCIL DESIGN

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated