

CSD87351Q5D 同步降压 NexFET™ 电源块


1 特性

- 半桥电源块
- 电流 20A 时，系统效率达到 90%
- 高达 32A 的运行电流
- 高频工作（高达 1.5MHz）
- 高密度 SON 5mm × 6mm 封装
- 针对 5V 栅极驱动进行了优化
- 开关损耗较低
- 超低电感封装
- 符合 RoHS 标准
- 无卤素
- 无铅引脚镀层

2 应用范围

- 同步降压转换器
 - 高频应用
 - 高电流、低占空比应用
- 多相位同步降压转换器
- 负载点 (POL) 直流 - 直流转换器
- IMVP、VRM 和 VRD 应用


典型电路



3 说明

此CSD87351Q5D NexFET™电源块是面向同步降压应用的优化设计方案，能够以 5mm × 6mm 的小巧外形提供高电流、高效率以及高频率性能。该产品针对 5V 栅极驱动应用进行了优化，可提供一套灵活的解决方案，在与来自外部控制器/驱动器的任一 5V 栅极驱动配套使用时，均可提供高密度电源。

俯视图




器件信息⁽¹⁾

器件	包装介质	数量	封装	运输
CSD87351Q5D	13 英寸卷带	2500	SON 5.00mm × 6.00mm 塑料封装	卷带封装

(1) 要了解所有可用封装，请见数据表末尾的可订购产品附录。

典型电源块效率与功率损耗



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

English Data Sheet: SLP5287

目 录

1 特性	1	6.2 Typical Application	13
2 应用范围	1	7 Layout	15
3 说明	1	7.1 Layout Guidelines	15
4 修订历史记录	2	7.2 Layout Example	16
5 Specifications	3	8 器件和文档支持	17
5.1 Absolute Maximum Ratings	3	8.1 接收文档更新通知	17
5.2 Recommended Operating Conditions	3	8.2 社区资源	17
5.3 Power Block Performance	3	8.3 商标	17
5.4 Thermal Information	3	8.4 静电放电警告	17
5.5 Electrical Characteristics	4	8.5 Glossary	17
5.6 Typical Power Block Device Characteristics	5	9 机械、封装和可订购信息	18
5.7 Typical Power Block MOSFET Characteristics	7	9.1 Q5D 封装尺寸	18
6 Application and Implementation	10	9.2 焊盘布局建议	19
6.1 Application Information	10	9.3 模板建议	19
		9.4 Q5D 卷带信息	20

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Revision D (January 2012) to Revision E

	Page
• Added note for I_{DM} in the <i>Absolute Maximum Ratings</i> table	3
• Changed part number in Figure 32	13
• 已添加 器件和文档支持部分	17

Changes from Revision C (October 2011) to Revision D

• 添加了特性项目：高达 32A 的运行电流	1
------------------------	---

Changes from Revision B (September 2011) to Revision C

• 将“DIM a”以毫米为单位的最大值由 1.55 更改为 1.5，将以英寸为单位的最大值由 0.061 更改为 0.059	18
---	----

Changes from Revision A (August 2011) to Revision B

• Remove $Z_{DS(on)}$ Max	4
• Remove $Z_{DS(on)}$ Max	12
• Added Electrical Performance bullet	15

Changes from Original (March 2011) to Revision A

• Replaced $R_{DS(on)}$ with $Z_{DS(on)}$	4
• Added Equivalent System Performance section	10

5 Specifications

5.1 Absolute Maximum Ratings

$T_A = 25^\circ\text{C}$ (unless otherwise noted)⁽¹⁾

PARAMETER	CONDITIONS	MIN	MAX	UNIT
Voltage	V_{IN} to P_{GND}	-0.8	30	V
	T_G to T_{GR}	-8	10	
	B_G to P_{GND}	-8	10	
$I_{\text{DM}}^{(2)}$	Pulsed current rating	96		A
P_D	Power dissipation	12		W
E_{AS}	Sync FET, $I_D = 87 \text{ A}$, $L = 0.1 \text{ mH}$	378		mJ
	Control FET, $I_D = 44 \text{ A}$, $L = 0.1 \text{ mH}$	87		
T_J	Operating junction	-55	150	°C
T_{STG}	Storage temperature	-55	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Pulse duration $\leq 50 \mu\text{s}$. Duty cycle $\leq 0.01\%$.

5.2 Recommended Operating Conditions

$T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	CONDITIONS	MIN	MAX	UNIT
V_{GS}	Gate drive voltage	4.5	8	V
V_{IN}	Input supply voltage	27		V
f_{SW}	Switching frequency	200	1500	kHz
Operating current		32		A
T_J	Operating temperature	125		°C

5.3 Power Block Performance

$T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
$P_{\text{LOSS}}^{(1)}$	$V_{\text{IN}} = 12 \text{ V}$, $V_{\text{GS}} = 5 \text{ V}$, $V_{\text{OUT}} = 1.3 \text{ V}$, $I_{\text{OUT}} = 20 \text{ A}$, $f_{\text{SW}} = 500 \text{ kHz}$, $L_{\text{OUT}} = 0.3 \mu\text{H}$, $T_J = 25^\circ\text{C}$	2.5		W	
I_{QVIN}	V_{IN} quiescent current	10		μA	

(1) Measurement made with six 10-μF (TDK C3216X5R1C106KT or equivalent) ceramic capacitors placed across V_{IN} to P_{GND} pins and using a high-current 5-V driver IC.

5.4 Thermal Information

$T_A = 25^\circ\text{C}$ (unless otherwise stated)

THERMAL METRIC		MIN	TYP	MAX	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance (min Cu) ⁽¹⁾⁽²⁾	119		°C/W	
	Junction-to-ambient thermal resistance (max Cu) ⁽¹⁾⁽²⁾	62			
$R_{\theta JC}$	Junction-to-case thermal resistance (top of package) ⁽²⁾	25		°C/W	
	Junction-to-case thermal resistance (P_{GND} pin) ⁽²⁾	2.3			

(1) Device mounted on FR4 material with 1-in² (6.45-cm²) Cu.


(2) $R_{\theta JC}$ is determined with the device mounted on a 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu pad on a 1.5-in × 1.5-in (3.81-cm × 3.81-cm), 0.06-in (1.52-mm) thick FR4 board. $R_{\theta JC}$ is specified by design while $R_{\theta JA}$ is determined by the user's board design.

5.5 Electrical Characteristics


$T_A = 25^\circ\text{C}$ (unless otherwise stated)

PARAMETER	TEST CONDITIONS	Q1 Control FET			Q2 Sync FET			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
STATIC CHARACTERISTICS								
BV_{DSS}	Drain-to-source voltage $V_{\text{GS}} = 0 \text{ V}, I_{\text{DS}} = 250 \mu\text{A}$	30		30				V
I_{DSS}	Drain-to-source leakage current $V_{\text{GS}} = 0 \text{ V}, V_{\text{DS}} = 24 \text{ V}$		1				1	μA
I_{GSS}	Gate-to-source leakage current $V_{\text{DS}} = 0 \text{ V}, V_{\text{GS}} = +10 / -8$		100			100		nA
$V_{\text{GS}(\text{th})}$	Gate-to-source threshold voltage $V_{\text{DS}} = V_{\text{GS}}, I_{\text{DS}} = 250 \mu\text{A}$	1.0	2.1	2.1	0.75	1.15	1.15	V
$Z_{\text{DS}(\text{on})}^{(1)}$	Effective AC on-impedance $V_{\text{IN}} = 12 \text{ V}, V_{\text{GS}} = 5 \text{ V}, V_{\text{OUT}} = 1.3 \text{ V}, I_{\text{OUT}} = 20 \text{ A}, f_{\text{SW}} = 500 \text{ kHz}, L_{\text{OUT}} = 0.3 \mu\text{H}$		7.4			1.6		$\text{m}\Omega$
g_{fs}	Transconductance $V_{\text{DS}} = 15 \text{ V}, I_{\text{DS}} = 20 \text{ A}$		75			142		S
DYNAMIC CHARACTERISTICS								
C_{ISS}	Input capacitance	$V_{\text{GS}} = 0 \text{ V}, V_{\text{DS}} = 15 \text{ V}, f = 1 \text{ MHz}$	966	1255		2410	3133	pF
C_{OSS}	Output capacitance		382	497		1130	1469	pF
C_{RSS}	Reverse transfer capacitance		19	25		45	59	pF
R_{G}	Series gate resistance		0.9	1.8		1	2	Ω
Q_g	Gate charge total (4.5 V)	$V_{\text{DS}} = 15 \text{ V}, I_{\text{DS}} = 20 \text{ A}$	5.9	7.7		17	22	nC
Q_{gd}	Gate charge gate-to-drain		1.1			3.1		nC
Q_{gs}	Gate charge gate-to-source		2.1			3.7		nC
$Q_{\text{g}(\text{th})}$	Gate charge at V_{th}		1.1			2		nC
Q_{OSS}	Output charge	$V_{\text{DS}} = 9.8 \text{ V}, V_{\text{GS}} = 0 \text{ V}$	6.5			23		nC
$t_{\text{d}(\text{on})}$	Turnon delay time	$V_{\text{DS}} = 15 \text{ V}, V_{\text{GS}} = 4.5 \text{ V}, I_{\text{DS}} = 20 \text{ A}, R_{\text{G}} = 2 \Omega$	6.1			7.7		ns
t_r	Rise time		16			10		ns
$t_{\text{d}(\text{off})}$	Turnoff delay time		10			31		ns
t_f	Fall time		2.1			4.2		ns
DIODE CHARACTERISTICS								
V_{SD}	Diode forward voltage $I_{\text{DS}} = 20 \text{ A}, V_{\text{GS}} = 0 \text{ V}$		0.86	1		0.78	1	V
Q_{rr}	Reverse recovery charge $V_{\text{dd}} = 9.8 \text{ V}, I_F = 20 \text{ A}, dI/dt = 300 \text{ A}/\mu\text{s}$		8.6			23		nC
t_{rr}	Reverse recovery time		16			24		ns

(1) Equivalent system performance based on application testing. See [Application and Implementation](#) details.




Max $R_{\theta\text{JA}} = 62^\circ\text{C/W}$
when mounted on 1
in² (6.45 cm²) of 2-
oz (0.071-mm) thick
Cu.



Max $R_{\theta\text{JA}} = 119^\circ\text{C/W}$
when mounted on
minimum pad area of
2-oz (0.071-mm) thick
Cu.

5.6 Typical Power Block Device Characteristics


$T_J = 125^\circ\text{C}$, unless stated otherwise



(1) The typical power block system characteristic curves are based on measurements made on a PCB design with dimensions of 4 in (W) × 3.5 in (L) × 0.062 in (H) and 6 copper layers of 1-oz copper thickness. See [Application and Implementation](#) for detailed explanation.

Typical Power Block Device Characteristics (continued)

$T_J = 125^\circ\text{C}$, unless stated otherwise



5.7 Typical Power Block MOSFET Characteristics

$T_A = 25^\circ\text{C}$, unless stated otherwise




Figure 10. Control MOSFET Saturation




Figure 11. Sync MOSFET Saturation




Figure 12. Control MOSFET Transfer




Figure 13. Sync MOSFET Transfer




Figure 14. Control MOSFET Gate Charge




Figure 15. Sync MOSFET Gate Charge

Typical Power Block MOSFET Characteristics (continued)

$T_A = 25^\circ\text{C}$, unless stated otherwise




Figure 16. Control MOSFET Capacitance




Figure 17. Sync MOSFET Capacitance




Figure 18. Control MOSFET $V_{GS(th)}$




Figure 19. Sync MOSFET $V_{GS(th)}$




Figure 20. Control MOSFET $R_{DS(on)}$ vs V_{GS}





Figure 21. Sync MOSFET $R_{DS(on)}$ vs V_{GS}

Typical Power Block MOSFET Characteristics (continued)

$T_A = 25^\circ\text{C}$, unless stated otherwise



6 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

6.1 Application Information

6.1.1 Equivalent System Performance

Many of today's high-performance computing systems require low-power consumption in an effort to reduce system operating temperatures and improve overall system efficiency. This has created a major emphasis on improving the conversion efficiency of today's synchronous buck topology. In particular, there has been an emphasis in improving the performance of the critical power semiconductor in the power stage of this application (see [Figure 28](#)). As such, optimization of the power semiconductors in these applications, needs to go beyond simply reducing $R_{DS(ON)}$.




Figure 28. Equivalent System Schematic

The CSD87351Q5D is part of TI's power block product family which is a highly optimized product for use in a synchronous buck topology requiring high current, high efficiency, and high frequency. It incorporates TI's latest generation silicon which has been optimized for switching performance, as well as minimizing losses associated with Q_{GD} , Q_{GS} , and Q_{RR} . Furthermore, TI's patented packaging technology has minimized losses by nearly eliminating parasitic elements between the control FET and sync FET connections (see [Figure 29](#)). A key challenge solved by TI's patented packaging technology is the system level impact of Common Source Inductance (CSI). CSI greatly impedes the switching characteristics of any MOSFET which in turn increases switching losses and reduces system efficiency. As a result, the effects of CSI need to be considered during the MOSFET selection process. In addition, standard MOSFET switching loss equations used to predict system efficiency need to be modified in order to account for the effects of CSI. Further details behind the effects of CSI and modification of switching loss equations are outlined in [Power Loss Calculation With Common Source Inductance Consideration for Synchronous Buck Converters](#) (SLPA009).

Application Information (continued)





Figure 29. Elimination of Parasitic Inductances

The combination of TI's latest generation silicon and optimized packaging technology has created a benchmarking solution that outperforms industry standard MOSFET chipsets of similar $R_{DS(ON)}$ and MOSFET chipsets with lower $R_{DS(ON)}$. [Figure 30](#) and [Figure 31](#) compare the efficiency and power loss performance of the CSD87351Q5D versus industry standard MOSFET chipsets commonly used in this type of application. This comparison purely focuses on the efficiency and generated loss of the power semiconductors only. The performance of CSD87351Q5D clearly highlights the importance of considering the effective AC on-impedance ($Z_{DS(ON)}$) during the MOSFET selection process of any new design. Simply normalizing to traditional MOSFET $R_{DS(ON)}$ specifications is not an indicator of the actual in-circuit performance when using TI's power block technology.



Application Information (continued)

The chart below compares the traditional DC measured $R_{DS(ON)}$ of CSD87351Q5D versus its $Z_{DS(ON)}$. This comparison takes into account the improved efficiency associated with TI's patented packaging technology. As such, when comparing TI's power block products to individually packaged discrete MOSFETs or dual MOSFETs in a standard package, the in-circuit switching performance of the solution must be considered. In this example, individually packaged discrete MOSFETs or dual MOSFETs in a standard package would need to have DC measured $R_{DS(ON)}$ values that are equivalent to CSD87351Q5D's $Z_{DS(ON)}$ value in order to have the same efficiency performance at full load. Mid to light-load efficiency will still be lower with individually packaged discrete MOSFETs or dual MOSFETs in a standard package.

Table 1. Comparison of $R_{DS(ON)}$ vs $Z_{DS(ON)}$

PARAMETER	HS		LS	
	TYP	MAX	TYP	MAX
Effective AC on-impedance $Z_{DS(ON)}$ ($V_{GS} = 5$ V)	7.4	—	1.6	—
DC measured $R_{DS(ON)}$ ($V_{GS} = 4.5$ V)	7.4	8.8	2.6	3.1

The CSD87351Q5D NexFET™ power block is an optimized design for synchronous buck applications using 5-V gate drive. The control FET and sync FET silicon are parametrically tuned to yield the lowest power loss and highest system efficiency. As a result, a new rating method is needed which is tailored towards a more systems-centric environment. System-level performance curves such as power loss, Safe Operating Area (SOA), and normalized graphs allow engineers to predict the product performance in the actual application.

6.1.2 Power Loss Curves

MOSFET centric parameters such as $R_{DS(ON)}$ and Q_{gd} are needed to estimate the loss generated by the devices. In an effort to simplify the design process for engineers, Texas Instruments has provided measured power loss performance curves. [Figure 1](#) plots the power loss of the CSD87351Q5D as a function of load current. This curve is measured by configuring and running the CSD87351Q5D as it would be in the final application (see [Figure 32](#)). The measured power loss is the CSD87351Q5D loss and consists of both input conversion loss and gate drive loss. [Equation 1](#) is used to generate the power loss curve.

$$\text{Power loss} = (V_{IN} \times I_{IN}) + (V_{DD} \times I_{DD}) - (V_{SW_AVG} \times I_{OUT}) \quad (1)$$

The power loss curve in [Figure 1](#) is measured at the maximum recommended junction temperatures of 125°C under isothermal test conditions.

6.1.3 Safe Operating Area (SOA) Curves

The SOA curves in the CSD87351Q5D data sheet provides guidance on the temperature boundaries within an operating system by incorporating the thermal resistance and system power loss. [Figure 3](#) to [Figure 5](#) outline the temperature and airflow conditions required for a given load current. The area under the curve dictates the safe operating area. All the curves are based on measurements made on a PCB design with dimensions of 4 in (W) × 3.5 in (L) × 0.062 in (T) and 6 copper layers of 1-oz copper thickness.

6.1.4 Normalized Curves

The normalized curves in the CSD87351Q5D data sheet provides guidance on the power loss and SOA adjustments based on their application specific needs. These curves show how the power loss and SOA boundaries will adjust for a given set of systems conditions. The primary Y-axis is the normalized change in power loss and the secondary Y-axis is the change in system temperature required in order to comply with the SOA curve. The change in power loss is a multiplier for the power loss curve and the change in temperature is subtracted from the SOA curve.

6.2 Typical Application




Figure 32. Typical Application

6.2.1 Calculating Power Loss and SOA

The user can estimate product loss and SOA boundaries by arithmetic means (see [Design Example](#)). Though the power loss and SOA curves in this data sheet are taken for a specific set of test conditions, the following procedure will outline the steps the user should take to predict product performance for any set of system conditions.

6.2.1.1 Design Example

Operating conditions:

- Output current = 25 A
- Input voltage = 7 V
- Output voltage = 1 V
- Switching frequency = 800 kHz
- Inductor = 0.2 μ H

6.2.1.2 Calculating Power Loss

- Power loss at 25 A = 3.5 W ([Figure 1](#))
- Normalized power loss for input voltage \approx 1.07 ([Figure 7](#))
- Normalized power loss for output voltage \approx 0.95 ([Figure 8](#))
- Normalized power loss for switching frequency \approx 1.11 ([Figure 6](#))
- Normalized power loss for output inductor \approx 1.07 ([Figure 9](#))
- **Final calculated power loss = $3.5 \text{ W} \times 1.07 \times 0.95 \times 1.11 \times 1.07 \approx 4.23 \text{ W}$**

6.2.1.3 Calculating SOA Adjustments

- SOA adjustment for input voltage \approx 2°C ([Figure 7](#))
- SOA adjustment for output voltage \approx -1.3°C ([Figure 8](#))
- SOA adjustment for switching frequency \approx 2.8°C ([Figure 6](#))
- SOA adjustment for output inductor \approx 1.6°C ([Figure 9](#))
- **Final calculated SOA adjustment = $2 + (-1.3) + 2.8 + 1.6 \approx 5.1^\circ\text{C}$**

Typical Application (continued)

In the design example above, the estimated power loss of the CSD87351Q5D would increase to 4.23 W. In addition, the maximum allowable board and/or ambient temperature would have to decrease by 5.1°C. Figure 33 graphically shows how the SOA curve would be adjusted accordingly.

1. Start by drawing a horizontal line from the application current to the SOA curve.
2. Draw a vertical line from the SOA curve intercept down to the board/ambient temperature.
3. Adjust the SOA board/ambient temperature by subtracting the temperature adjustment value.

In the design example, the SOA temperature adjustment yields a reduction in allowable board/ambient temperature of 5.1°C. In the event the adjustment value is a negative number, subtracting the negative number would yield an increase in allowable board/ambient temperature.




Figure 33. Power Block SOA

7 Layout

7.1 Layout Guidelines

There are two key system-level parameters that can be addressed with a proper PCB design: electrical and thermal performance. Properly optimizing the PCB layout will yield maximum performance in both areas. A brief description on how to address each parameter is provided.

7.1.1 Electrical Performance

The power block has the ability to switch voltages at rates greater than 10 kV/μs. Special care must be then taken with the PCB layout design and placement of the input capacitors, driver IC, and output inductor.

- The placement of the input capacitors relative to the power block's VIN and PGND pins should have the highest priority during the component placement routine. It is critical to minimize these node lengths. As such, ceramic input capacitors need to be placed as close as possible to the VIN and PGND pins (see [Figure 34](#)). The example in [Figure 34](#) uses 6, 10- μ F ceramic capacitors (TDK part # C3216X5R1C106KT or equivalent). Notice there are ceramic capacitors on both sides of the board with an appropriate amount of vias interconnecting both layers. In terms of priority of placement next to the power block, C5, C7, C19, and C8 should follow in order.
- The driver IC should be placed relatively close to the power block gate pins. T_G and B_G should connect to the outputs of the driver IC. The T_{GR} pin serves as the return path of the high-side gate drive circuitry and should be connected to the phase pin of the IC (sometimes called LX, LL, SW, PH, etc.). The bootstrap capacitor for the driver IC will also connect to this pin.
- The switching node of the output inductor should be placed relatively close to the power block VSW pins. Minimizing the node length between these two components will reduce the PCB conduction losses and actually reduce the switching noise level.
- The switching node of the output inductor should be placed relatively close to the power block VSW pins. Minimizing the node length between these two components will reduce the PCB conduction losses and actually reduce the switching noise level. In the event the switch node waveform exhibits ringing that reaches undesirable levels, the use of a boost resistor or RC snubber can be an effective way to reduce the peak ring level. The recommended boost resistor value will range between 1 Ω to 4.7 Ω depending on the output characteristics of driver IC used in conjunction with the power block. The RC snubber values can range from 0.5 Ω to 2.2 Ω for the R and 330 pF to 2200 pF for the C. Refer to [Snubber Circuits: Theory , Design and Application](#) (SLUP100) for more details on how to properly tune the RC snubber values. The RC snubber should be placed as close as possible to the Vsw node and PGND see [Figure 34](#). ⁽¹⁾

7.1.2 Thermal Performance

The power block has the ability to utilize the GND planes as the primary thermal path. As such, the use of thermal vias is an effective way to pull away heat from the device and into the system board. Concerns of solder voids and manufacturability problems can be addressed by the use of three basic tactics to minimize the amount of solder attach that will wick down the via barrel:

- Intentionally space out the vias from each other to avoid a cluster of holes in a given area.
- Use the smallest drill size allowed in your design. The example in [Figure 34](#) uses vias with a 10-mil drill hole and a 16-mil capture pad.
- Tent the opposite side of the via with solder-mask.

In the end, the number and drill size of the thermal vias should align with the end user's PCB design rules and manufacturing capabilities.

(1) Keong W. Kam, David Pommerenke, "EMI Analysis Methods for Synchronous Buck Converter EMI Root Cause Analysis", University of Missouri – Rolla

7.2 Layout Example




Figure 34. Recommended PCB Layout (Top Down View)

8 器件和文档支持

8.1 接收文档更新通知

如需接收文档更新通知, 请访问 www.ti.com.cn 网站上的器件产品文件夹。点击右上角的提醒我 (Alert me) 注册后, 即可每周定期收到已更改的产品信息。有关更改的详细信息, 请查阅已修订文档中包含的修订历史记录。

8.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community **TI's Engineer-to-Engineer (E2E) Community.** Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support **TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

8.3 商标

NexFET, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

8.4 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时, 应将导线一起截短或将装置放置于导电泡棉中, 以防止 MOS 门极遭受静电损伤。


8.5 Glossary

[SLYZ022 — TI Glossary.](#)

This glossary lists and explains terms, acronyms, and definitions.

9 机械、封装和可订购信息


9.1 Q5D 封装尺寸



M0187-01


DIM	毫米		英寸	
	最小值	最大值	最小值	最大值
a	1.400	1.500	0.055	0.059
b	0.360	0.460	0.014	0.018
c	0.150	0.250	0.006	0.010
c1	0.150	0.250	0.006	0.010
d	1.630	1.730	0.064	0.068
d1	0.280	0.380	0.011	0.015
d2	0.200	0.300	0.008	0.012
d3	0.291	0.391	0.012	0.015
D1	4.900	5.100	0.193	0.201
D2	4.269	4.369	0.168	0.172
E	4.900	5.100	0.193	0.201
E1	5.900	6.100	0.232	0.240
E2	3.106	3.206	0.122	0.126
e	1.270 (典型值)		0.050	
f	0.396		0.016	
L	0.510	0.710	0.020	0.028
θ	0.000		—	
K	0.812		0.032	

9.2 焊盘布局建议



NOTE: 尺寸单位为 mm (英寸)。


9.3 模板建议



NOTE: 尺寸单位为 mm (英寸) .

有关针对 PCB 设计的建议电路布局布线，请参见《通过 PCB 布局布线技巧来减少振铃》（文献编号：SLPA005）。

9.4 Q5D 卷带信息



M0191-01

 NOTES: 1. 10 链轮孔距累积容差为 ± 0.2

2. 每 100mm 长度的外倾角不能超过 1mm, 在 250mm 长度上不累积。
3. 材料: 黑色抗静电聚苯乙烯。
4. 全部尺寸单位为 mm, 除非另外注明。
5. 厚度: 0.3 ± 0.05 mm。
6. 符合 MSL1 260°C (红外和对流) PbF 回流焊要求。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CSD87351Q5D	ACTIVE	LSON-CLIP	DQY	8	2500	Pb-Free (RoHS Exempt)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-55 to 150	87351D	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




www.ti.com

PACKAGE OPTION ADDENDUM


16-Feb-2017

TAPE AND REEL INFORMATION

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD87351Q5D	LSON-CLIP	DQY	8	2500	330.0	15.4	5.3	6.3	1.2	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD87351Q5D	LSON-CLIP	DQY	8	2500	335.0	335.0	32.0

重要声明

德州仪器 (TI) 公司有权按照最新发布的 JESD46 对其半导体产品和服务进行纠正、增强、改进和其他修改，并不再按最新发布的 JESD48 提供任何产品和服务。买方在下订单前应获取最新的相关信息，并验证这些信息是否完整且是最新的。

TI 公布的半导体产品销售条款 (<http://www.ti.com/sc/docs/stdterms.htm>) 适用于 TI 已认证和批准上市的已封装集成电路产品的销售。另有其他条款可能适用于其他类型 TI 产品及服务的使用或销售。

复制 TI 数据表上 TI 信息的重要部分时，不得变更该等信息，且必须随附所有相关保证、条件、限制和通知，否则不得复制。TI 对该等复制文件不承担任何责任。第三方信息可能受到其它限制条件的制约。在转售 TI 产品或服务时，如果存在对产品或服务参数的虚假陈述，则会失去相关 TI 产品或服务的明示或暗示保证，且构成不公平的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

买方和在系统中整合 TI 产品的其他开发人员（总称“设计人员”）理解并同意，设计人员在设计应用时应自行实施独立的分析、评价和判断，且应全权负责并确保应用的安全性，及设计人员的应用（包括应用中使用的所有 TI 产品）应符合所有适用的法律法规及其他相关要求。设计人员就自己设计的应用声明，其具备制订和实施下列保障措施所需的一切必要专业知识，能够（1）预见故障的危险后果，（2）监视故障及其后果，以及（3）降低可能导致危险的故障几率并采取适当措施。设计人员同意，在使用或分发包含 TI 产品的任何应用前，将彻底测试该等应用和该等应用中所用 TI 产品的功能。

TI 提供技术、应用或其他设计建议、质量特点、可靠性数据或其他服务或信息，包括但不限于与评估模块有关的参考设计和材料（总称“TI 资源”），旨在帮助设计人员开发整合了 TI 产品的应用，如果设计人员（个人，或如果是代表公司，则为设计人员的公司）以任何方式下载、访问或使用任何特定的 TI 资源，即表示其同意仅为该等目标，按照本通知的条款使用任何特定 TI 资源。

TI 所提供的 TI 资源，并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明；也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。除特定 TI 资源的公开文档中明确列出的测试外，TI 未进行任何其他测试。

设计人员只有在开发包含该等 TI 资源所列 TI 产品的应用时，才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法理授予您任何 TI 知识产权的任何其他明示或默示的许可，也未授予您 TI 或第三方的任何技术或知识产权的许可，该等产权包括但不限于任何专利权、版权、屏蔽作品权或与使用 TI 产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系“按原样”提供。TI 兹免除对资源及其使用作出所有其他明确或默认的保证或陈述，包括但不限于对准确性或完整性、产权保证、无屡发故障保证，以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。TI 不负责任何申索，包括但不限于因组合产品所致或与之有关的申索，也不为或对设计人员进行辩护或赔偿，即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿，不管 TI 是否获悉可能会产生上述损害赔偿，TI概不负责。

除 TI 已明确指出特定产品已达到特定行业标准（例如 ISO/TS 16949 和 ISO 26262）的要求外，TI 不对未达到任何该等行业标准要求而承担任何责任。

如果 TI 明确宣称产品有助于功能安全或符合行业功能安全标准，则该等产品旨在帮助客户设计和创作自己的符合相关功能安全标准和要求的应用。在应用内使用产品的行为本身不会配有任何安全特性。设计人员必须确保遵守适用于其应用的相关安全要求和标准。设计人员不可将任何 TI 产品用于关乎性命的医疗设备，除非已由各方获得授权的管理人员签署专门的合同对此类应用专门作出规定。关乎性命的医疗设备是指出现故障会导致严重身体伤害或死亡的医疗设备（例如生命保障设备、心脏起搏器、心脏除颤器、人工心脏泵、神经刺激器以及植入设备）。此类设备包括但不限于，美国食品药品监督管理局认定为 III 类设备的设备，以及在美国以外的其他国家或地区认定为同等类别设备的所有医疗设备。

TI 可能明确指定某些产品具备某些特定资格（例如 Q100、军用级或增强型产品）。设计人员同意，其具备一切必要专业知识，可以为自己的应用选择适合的产品，并且正确选择产品的风险由设计人员承担。设计人员单方面负责遵守与该等选择有关的所有法律或监管要求。

设计人员同意向 TI 及其代表全额赔偿因其不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2017 德州仪器半导体技术（上海）有限公司