TLV707、TLV707P
用于便携式设备的 200mA、低 I_Q、低噪声、低压降稳压器

1 特性

- 精度典型值为 0.5%
- 支持 200mA 输出
- 低 I_Q：25μA
- 固定输出电压可能值范围：0.85V 至 5.0V[1]
- 高电源抑制比 (PSRR)：
  - 在 100Hz 时为 70dB
  - 在 1MHz 时为 50dB
- 与 0.1μF[2]高效电容一起使用时保持稳定
- 热关断及过流保护功能
- 封装：1mm × 1mm DQN (X2SON)

[1] 要了解所有可用电压选项，请见数据表末尾的可订购产品附录。

[2] 更多信息，请参见*机械、封装和可订购信息*。

2 应用

- 智能手机和无线耳机
- 游戏和玩具
- 无线局域网 (WLAN) 和其他 PC 附加卡
- 电视 (TV) 和机顶盒
- 可穿戴电子产品

3 说明

TLV707 系列（TLV707 和 TLV707P）低压降线性稳压器 (LDO) 具有较低的静态电流，并且线路和负载瞬态性能出色，适用于功耗敏感型 应用。这些器件提供了 0.5% 的典型准确度。所有的版本均具有旨在实现安全性的热关断及过流保护功能。

此外，这些器件还能在采用仅 0.1μF 的有效输出电容时保持稳定。这一特性允许使用具有较高偏置电压和温度降额的成本有效电容器。这些器件还在无输出负载的情况下调节至额定的准确度。

另外，TLV707P 还提供了一个有源下拉电路，用于使输出快速放电。

TLV707 系列 LDO 采用 1mm × 1mm DFN (X2SON) 封装，非常适合手持式 应用。

器件信息[1]

器件型号	封装	封装尺寸（标称值）
TLV707	X2SON (4)	1.00mm x 1.00mm
TLV707P		

[1] 如需了解所有可用封装，请参见数据表末尾的可订购产品附录。

典型应用电路

目录

4   修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Revision D (January 2015) to Revision E   **Page**

- 已将器件名称更改为 TLV707、TLV707P，并已通篇更改 V_{IN}、$V_{OUT(nom)}$ 和 I_{OUT} 符号.. 1
- 已更改 DQN 封装标识符名称（*封装 特性 要点* 1
- 已更改 *应用 要点* 1
- 已删除*说明*部分最后一段的第一句话 1
- 已更改首页图的标题 1
- Changed *Thermal Information* table 5
- Changed T_A to T_J in conditions of *Electrical Characteristics* table 6
- Deleted temperature test conditions from V_{OUT} parameter in *Electrical Characteristics* table 6
- Deleted UVLO parameter from *Electrical Characteristics* table 6
- Deleted UVLO block from Figure 58 18
- Added cross-reference for Equation 1 19
- Changed *Device Functional Modes* section 19
- Deleted *Undervoltage Lockout (UVLO)* section 19
- Changed title of Figure 59 20
- Added cross-reference for Table 1 20
- Added cross-reference for Figure 68 24

5 Pin Configuration and Functions

DQN Package
4-Pin X2SON
Top View

Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
EN	3	I	Enable pin. Driving EN over 0.9 V turns on the regulator. Driving EN below 0.4 V puts the regulator into shutdown mode. For TLV707P, output voltage is discharged through an internal 120-Ω resistor when device is shut down.
GND	2	—	Ground pin
IN	4	I	Input pin. For good transient performance, place a small 1-µF ceramic capacitor from this pin to ground. See *Input and Output Capacitor Requirements* for more details.
OUT	1	O	Regulated output voltage pin. A small 1-µF ceramic capacitor is required from this pin to ground to assure stability. See *Input and Output Capacitor Requirements* for more details.

6 Specifications

6.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted)[1]

		MIN	MAX	UNIT
Voltage[2]	IN	−0.3	6.0	V
	EN	−0.3	6.0	V
	OUT	−0.3	6.0	V
Current (source)	OUT	Internally limited		
Output short-circuit duration		Indefinite		
Temperature	Operating junction, T_J	−55	150	°C
	Storage, T_{stg}	−55	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods my affect device reliability.
(2) All voltages are with respect to network ground pin.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM) QSS 009-105 (JESD22-A114A)[1]	±2000	V
		Charged device model (CDM) QSS 009-147 (JESD22-C101B.01)[2]	±500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{IN}	Input voltage	2.0		5.5	V
I_{OUT}	Output current	0		200	mA
T_J	Operating junction temperature range	−40		125	°C

6.4 Thermal Information

THERMAL METRIC[1]		TLV707, TLV707P DQN (X2SON) 4 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	208.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	108.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	159.4	°C/W
ψ_{JT}	Junction-to-top characterization parameter	3.8	°C/W
ψ_{JB}	Junction-to-board characterization parameter	159.4	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	110.2	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.

5

6.5 Electrical Characteristics

At $V_{IN} = V_{OUT(nom)} + 0.5$ V or 2.0 V (whichever is greater); $I_{OUT} = 1$ mA, $V_{EN} = V_{IN}$, $C_{OUT} = 0.47$ µF, and $T_J = -40°C$ to 85°C, unless otherwise noted. Typical values are at $T_J = 25°C$.

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
V_{IN}	Input voltage range				2		5.5	V
V_{OUT}	Output voltage range				0.85		5	V
	DC output accuracy					0.5%		
		$V_{OUT} \geq 0.85$ V			−1.5%		1.5%	
$\Delta V_{O(\Delta VI)}$	Line regulation					1	5	mV
$\Delta V_{O(\Delta IO)}$	Load regulation	0 mA ≤ I_{OUT} ≤ 150 mA				10	20	mV
$V_{(DO)}$	Dropout voltage	$V_{IN} = 0.98$ x $V_{OUT(nom)}$	2.0 V < V_{OUT} ≤ 2.4 V	$I_{OUT} = 30$ mA		65		mV
				$I_{OUT} = 150$ mA		325	360	
			2.4 V < V_{OUT} ≤ 2.8 V	$I_{OUT} = 30$ mA		50		
				$I_{OUT} = 150$ mA		250	300	
			2.8 V < V_{OUT} ≤ 3.3 V	$I_{OUT} = 30$ mA		45		
				$I_{OUT} = 150$ mA		220	270	
			3.3 V < V_{OUT} ≤ 5.0 V	$I_{OUT} = 30$ mA		40		
				$I_{OUT} = 150$ mA		200	250	
I_{CL}	Output current limit	$V_{OUT} = 0.9 \times V_{OUT(nom)}$			240	300	450	mA
$I_{(GND)}$	Ground pin current	$I_{OUT} = 0$ mA				25	50	µA
$I_{(EN)}$	EN pin current	$V_{EN} = 5.5$ V				0.01		µA
$I_{SHUTDOWN}$	Shutdown current	$V_{EN} ≤ 0.4$ V, 2.0 V ≤ V_{IN} ≤ 4.5 V				1		µA
$V_{IL(EN)}$	EN pin low-level input voltage (disable device)				0		0.4	V
$V_{IH(EN)}$	EN pin high-level input voltage (enable device)				0.9		V_{IN}	V
PSRR	Power-supply rejection ratio	$V_{IN} = 3.3$ V, $V_{OUT} = 2.8$ V, $I_{OUT} = 30$ mA	f = 100 Hz			70		dB
			f = 10 kHz			55		
			f = 1 MHz			50		
V_n	Output noise voltage	BW = 100 Hz to 100 kHz, $V_{IN} = 2.3$ V, $V_{OUT} = 1.8$ V, $I_{OUT} = 10$ mA				45		µV$_{RMS}$
t_{STR}	Startup time[1]	$C_{OUT} = 1.0$ µF, $I_{OUT} = 150$ mA				100		µs
$R_{PULLDOWN}$	Pulldown resistance (TLV707P only)					120		Ω
T_J	Operating junction temperature				−40		125	°C

(1) Startup time = time from EN assertion to 0.98 x Vout.

6.6 Typical Characteristics

At T_J = –40°C to 85°C, V_{IN} = $V_{OUT(nom)}$ + 0.5 V or 2.0 V (whichever is greater), I_{OUT} = 10 mA, V_{EN} = V_{IN}, and C_{OUT} = 1 µF, unless otherwise noted. Typical values are at T_J = 25°C.

Figure 1. Load Regulation

Figure 2. Load Regulation

Figure 3. Load Regulation

Figure 4. Line Regulation

Figure 5. Line Regulation

Figure 6. Line Regulation

Typical Characteristics (continued)

At T_J = –40°C to 85°C, V_{IN} = $V_{OUT(nom)}$ + 0.5 V or 2.0 V (whichever is greater), I_{OUT} = 10 mA, V_{EN} = V_{IN}, and C_{OUT} = 1 µF, unless otherwise noted. Typical values are at T_J = 25°C.

V_{OUT} = 1.2 V, I_{OUT} = 150 mA

Figure 7. Line Regulation

V_{OUT} = 2.8 V, I_{OUT} = 150 mA

Figure 8. Line Regulation

V_{OUT} = 5.0 V, I_{OUT} = 150 mA

Figure 9. Line Regulation

V_{OUT} = 1.2 V

Figure 10. Output Voltage vs Temperature

V_{OUT} = 2.8 V

Figure 11. Output Voltage vs Temperature

V_{OUT} = 5.0 V

Figure 12. Output Voltage vs Temperature

Typical Characteristics (continued)

At T_J = –40°C to 85°C, V_{IN} = $V_{OUT(nom)}$ + 0.5 V or 2.0 V (whichever is greater), I_{OUT} = 10 mA, V_{EN} = V_{IN}, and C_{OUT} = 1 µF, unless otherwise noted. Typical values are at T_J = 25°C.

I_{OUT} = 150 mA

Figure 13. Dropout Voltage vs Input Voltage

I_{OUT} = 200 mA

Figure 14. Dropout Voltage vs Input Voltage

V_{OUT} = 2.8 V

Figure 15. Dropout Voltage vs Output Current

V_{OUT} = 5.0 V

Figure 16. Dropout Voltage vs Output Current

V_{OUT} = 1.2 V, I_{OUT} = 0 mA

Figure 17. Ground Pin Current vs Input Voltage

V_{OUT} = 2.8 V, I_{OUT} = 0 mA

Figure 18. Ground Pin Current vs Input Voltage

Typical Characteristics (continued)

At T_J = –40°C to 85°C, V_{IN} = $V_{OUT(nom)}$ + 0.5 V or 2.0 V (whichever is greater), I_{OUT} = 10 mA, V_{EN} = V_{IN}, and C_{OUT} = 1 µF, unless otherwise noted. Typical values are at T_J = 25°C.

V_{OUT} = 5.0 V, I_{OUT} = 0 mA

Figure 19. Ground Pin Current vs Input Voltage

V_{OUT} = 1.2 V, I_{OUT} = 0 mA

Figure 20. Ground Pin Current vs Temperature

V_{OUT} = 2.8 V, I_{OUT} = 0 mA

Figure 21. Ground Pin Current vs Temperature

V_{OUT} = 5.0 V, I_{OUT} = 0 mA

Figure 22. Ground Pin Current vs Temperature

V_{OUT} = 1.2 V

Figure 23. Ground Pin Current vs Output Current

V_{OUT} = 2.8 V

Figure 24. Ground Pin Current vs Output Current

Typical Characteristics (continued)

At T_J = –40°C to 85°C, V_{IN} = $V_{OUT(nom)}$ + 0.5 V or 2.0 V (whichever is greater), I_{OUT} = 10 mA, V_{EN} = V_{IN}, and C_{OUT} = 1 µF, unless otherwise noted. Typical values are at T_J = 25°C.

V_{OUT} = 5.0 V

Figure 25. Ground Pin Current vs Output Current

V_{OUT} = 1.2 V

Figure 26. Shutdown Current vs Input Voltage

V_{OUT} = 2.8 V

Figure 27. Shutdown Current vs Input Voltage

V_{OUT} = 5.0 V

Figure 28. Shutdown Current vs Input Voltage

V_{OUT} = 1.2 V

Figure 29. Current Limit vs Input Voltage

V_{OUT} = 2.8 V

Figure 30. Current Limit vs Input Voltage

Typical Characteristics (continued)

At T_J = –40°C to 85°C, V_{IN} = $V_{OUT(nom)}$ + 0.5 V or 2.0 V (whichever is greater), I_{OUT} = 10 mA, V_{EN} = V_{IN}, and C_{OUT} = 1 µF, unless otherwise noted. Typical values are at T_J = 25°C.

Figure 31. Current Limit vs Input Voltage

Figure 32. Power-Supply Ripple Rejection vs Frequency

Figure 33. Power-Supply Ripple Rejection vs Frequency

Figure 34. Power-Supply Ripple Rejection vs Frequency

Figure 35. Power-Supply Ripple Rejection vs Input Voltage

Figure 36. Power-Supply Ripple Rejection vs Input Voltage

Typical Characteristics (continued)

At T_J = –40°C to 85°C, V_{IN} = $V_{OUT(nom)}$ + 0.5 V or 2.0 V (whichever is greater), I_{OUT} = 10 mA, V_{EN} = V_{IN}, and C_{OUT} = 1 µF, unless otherwise noted. Typical values are at T_J = 25°C.

V_{OUT} = 3.3 V, I_{OUT} = 30 mA

Figure 37. Power-Supply Ripple Rejection vs Input Voltage

V_{OUT} = 3.3 V, I_{OUT} = 150 mA

Figure 38. Power-Supply Ripple Rejection vs Input Voltage

Figure 39. Output Spectral Noise Density vs Frequency

V_{OUT} = 1.2 V

Figure 40. Load Transient Response

V_{OUT} = 1.2 V

Figure 41. Load Transient Response

V_{OUT} = 2.8 V

Figure 42. Load Transient Response

Typical Characteristics (continued)

At T_J = –40°C to 85°C, V_{IN} = $V_{OUT(nom)}$ + 0.5 V or 2.0 V (whichever is greater), I_{OUT} = 10 mA, V_{EN} = V_{IN}, and C_{OUT} = 1 μF, unless otherwise noted. Typical values are at T_J = 25°C.

V_{OUT} = 2.8 V

Figure 43. Load Transient Response

V_{OUT} = 5.0 V

Figure 44. Load Transient Response

V_{OUT} = 5.0 V

Figure 45. Load Transient Response

V_{OUT} = 1.2 V, I_{OUT} = 150 mA

Figure 46. Line Transient Response

V_{OUT} = 1.2 V, I_{OUT} = 200 mA

Figure 47. Line Transient Response

V_{OUT} = 1.2 V, I_{OUT} = 150 mA

Figure 48. Line Transient Response

Typical Characteristics (continued)

At T$_J$ = −40°C to 85°C, V$_{IN}$ = V$_{OUT(nom)}$ + 0.5 V or 2.0 V (whichever is greater), I$_{OUT}$ = 10 mA, V$_{EN}$ = V$_{IN}$, and C$_{OUT}$ = 1 µF, unless otherwise noted. Typical values are at T$_J$ = 25°C.

V$_{OUT}$ = 1.2 V, I$_{OUT}$ = 200 mA

Figure 49. Line Transient Response

V$_{OUT}$ = 2.8 V, I$_{OUT}$ = 150 mA

Figure 50. Line Transient Response

V$_{OUT}$ = 2.8 V, I$_{OUT}$ = 200 mA

Figure 51. Line Transient Response

V$_{OUT}$ = 2.8 V, I$_{OUT}$ = 200 mA

Figure 52. Line Transient Response

V$_{OUT}$ = 2.8 V, I$_{OUT}$ = 200 mA

Figure 53. Line Transient Response

V$_{OUT}$ = 1.2 V, I$_{OUT}$ = 30 mA

Figure 54. V$_{IN}$ Ramp Up, Ramp Down Response

Typical Characteristics (continued)

At T_J = –40°C to 85°C, V_{IN} = $V_{OUT(nom)}$ + 0.5 V or 2.0 V (whichever is greater), I_{OUT} = 10 mA, V_{EN} = V_{IN}, and C_{OUT} = 1 µF, unless otherwise noted. Typical values are at T_J = 25°C.

V_{OUT} = 2.8 V, I_{OUT} = 30 mA

Figure 55. V_{IN} Ramp Up, Ramp Down Response

V_{OUT} = 5 V, I_{OUT} = 30 mA

Figure 56. V_{IN} Ramp Up, Ramp Down Response

7 Detailed Description

7.1 Overview

The TLV707 series (TLV707 and TLV707P) belongs to a family of low-dropout regulators (LDOs). This device consumes low quiescent current and delivers excellent line and load transient performance. These characteristics, combined with low noise and very good PSRR with little ($V_{IN} - V_{OUT}$) headroom, make this device ideal for portable RF applications.

7.2 Functional Block Diagrams

Figure 57. TLV707 Block Diagram

Functional Block Diagrams (continued)

Figure 58. TLV707P Block Diagram

7.3 Feature Description

This LDO regulator offers current limit and thermal protection. The operating junction temperature of this device is –40°C to 125°C.

7.3.1 Internal Current Limit

The internal current limit helps to protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of the output voltage. In such a case, the output voltage is not regulated, and is $V_{OUT} = I_{LIMIT} \times R_{LOAD}$. The PMOS pass transistor dissipates $(V_{IN} - V_{OUT}) \times I_{LIMIT}$ until thermal shutdown is triggered and the device turns off. When the device cools, the internal thermal shutdown circuit turns the device back on. If the fault condition continues, the device cycles between current limit and thermal shutdown; see the *Thermal Information* table for more details.

The PMOS pass element has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting to 5% of the rated output current is recommended.

Feature Description (continued)

7.3.2 Shutdown

The enable pin (EN) is active high. The device is enabled when voltage at the EN pin goes above 0.9 V. This relatively lower voltage value required to turn on the LDO can also be used to power the device when it is connected to a GPIO of a newer processor, where the GPIO Logic 1 voltage level is lower than that of traditional microcontrollers. The device is turned off when the EN pin is held at less than 0.4 V. When shutdown capability is not required, EN can be connected to the IN pin.

The TLV707P version has internal active pulldown circuitry that discharges the output with a time constant as given by Equation 1:

$$\tau = \frac{(120 \bullet R_L)}{(120 + R_L)} \bullet C_{OUT}$$

where:

- R_L = Load resistance
- C_{OUT} = Output capacitor   (1)

7.4 Device Functional Modes

The TLV707 series is specified over the recommended operating conditions (see the *Recommended Operating Conditions* table). The specifications may not be met when exposed to conditions outside of the recommended operating range.

In order to turn on the regulator, the EN pin must be driven over 0.9 V. Driving the EN pin below 0.4 V causes the regulator to enter shutdown mode.

In shutdown, the current consumption of the device is reduced to 1 μA, typically.

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TLV707 series is a low-dropout regulator (LDO) with low quiescent current that delivers excellent line and load transient performance. This LDO regulator offers current limit and thermal protection. The operating junction temperature of this device series is –40°C to 125°C.

8.2 Typical Application

Figure 59. Typical Application Circuit

8.2.1 Design Requirements

Provide an input supply with adequate headroom to meet minimum VIN requirements (as shown in Table 1), compensate for the GND pin current, and to power the load.

Table 1. Design Parameters

PARAMETER	DESIGN REQUIREMENT
Input voltage	1.8 V - 3.6 V
Output voltage	1.2 V
Output current	100-mA

8.2.2 Detailed Design Procedure

8.2.2.1 Input and Output Capacitor Requirements

Generally, 1.0-µF X5R- and X7R-type ceramic capacitors are recommended because these capacitors have minimal variation in value and equivalent series resistance (ESR) over temperature.

However, the TLV707 is designed to be stable with an effective capacitance of 0.1 µF or larger at the output. Thus, the device is stable with capacitors of other dielectric types as well, as long as the effective capacitance under operating bias voltage and temperature is greater than 0.1 µF. This effective capacitance refers to the capacitance that the LDO detects under operating bias voltage and temperature conditions; that is, the capacitance after taking both bias voltage and temperature derating into consideration. In addition to allowing the use of less expensive dielectrics, this capability of being stable with 0.1-µF effective capacitance also enables the use of smaller footprint capacitors that have higher derating in size- and space-constrained applications.

Using a 0.1-µF rated capacitor at the output of the LDO does not ensure stability because the effective capacitance under the specified operating conditions is less than 0.1 µF. Maximum ESR must be less than 200 mΩ.

Although an input capacitor is not required for stability, good analog design practice is to connect a 0.1-µF to 1.0-µF, low ESR capacitor across the IN pin and GND pin of the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated, or if the device is not located close to the power source. If source impedance is more than 2-Ω, a 0.1-µF input capacitor may be necessary to ensure stability.

8.2.2.2 Dropout Voltage

The TLV707 series of LDOs use a PMOS pass transistor to achieve low dropout. When (V_{IN} – V_{OUT}) is less than the dropout voltage (V_{DO}), the PMOS pass device is in the linear region of operation and the input-to-output resistance is the $R_{DS(ON)}$ of the PMOS pass element. V_{DO} scales approximately with output current because the PMOS device functions similar to a resistor in dropout.

As with any linear regulator, PSRR and transient response are degraded when (V_{IN} – V_{OUT}) approaches dropout.

8.2.2.3 Transient Response

As with any regulator, increasing the size of the output capacitor reduces over- and undershoot magnitude but increases the duration of the transient response.

8.2.3 Application Curves

Figure 60. Power-Supply Ripple Rejection vs Frequency

Figure 61. Output Spectral Noise Density vs Frequency

Figure 62. Load Transient Response

Figure 63. Line Transient Response

Figure 64. Line Transient Response

Figure 65. Line Transient Response

Time (100 µs/div)
V_{OUT} = 1.2 V, I_{OUT} = 200 mA

Figure 66. Line Transient Response

Time (100 ms/div)
V_{OUT} = 1.2 V, I_{OUT} = 30 mA

Figure 67. V_{IN} Ramp Up, Ramp Down Response

8.3 Do's and Don'ts

Place at least one 1.0-µF ceramic capacitor as close as possible to the OUT pin of the regulator.

Do not place the output capacitor more than 10 mm away from the regulator.

Connect a 1.0-µF low equivalent series resistance (ESR) capacitor across the IN pin and GND input of the regulator for improved transient performance.

Do not exceed the absolute maximum ratings.

9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 2.0 V and 5.5 V. The input voltage range provides adequate headroom in order for the device to have a regulated output. This input supply must be well regulated (see Figure 46 through Figure 53). If the input supply is noisy, additional input capacitors with low ESR help improve the output noise performance.

10 Layout

10.1 Layout Guidelines

10.1.1 Board Layout Recommendations to Improve PSRR and Noise Performance

Place input and output capacitors as close to the device pins as possible. To improve ac performance (such as PSRR, output noise, and transient response), TI recommends that the board be designed with separate ground planes for V_{IN} and V_{OUT}, with the ground plane connected only at the GND pin of the device, as shown in Figure 68. In addition, connect the ground connection for the output capacitor directly to the GND pin of the device. High ESR capacitors may degrade PSRR performance.

10.1.2 Package Mounting

Solder pad footprint recommendations are available from TI's website at www.ti.com. The recommended land pattern for the DQN (X2SON-4) package is provided in 机械、封装和可订购信息.

10.2 Layout Example

Figure 68. Recommended Layout Example

10.3 Thermal Considerations

Thermal protection disables the output when the junction temperature rises to approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, thus protecting the regulator from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, limit junction temperature to 125°C (maximum). To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions.

For good reliability, thermal protection triggers at least 35°C above the maximum expected ambient condition of the particular application. This configuration produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the LDO is designed to protect against overload conditions. This circuitry is not intended to replace proper heatsinking. Continuously running the LDO into thermal shutdown degrades device reliability.

10.4 Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the printed-circuit-board (PCB) layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air.

Performance data for JEDEC low- and high-K boards are given in the *Thermal Information* table. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation (P_D) is equal to the product of the output current and the voltage drop across the output pass element, as shown in Equation 2.

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \tag{2}$$

11 器件和文档支持

11.1 器件支持

11.1.1 开发支持

11.1.1.1 评估模块

评估模块 (EVM) 可与 TLV707 和 TLV707P 配套使用，帮助评估初始电路性能。SLVU416 详细介绍了 TLV70728EVM-612 的设计套件和评估模块。

EVM 可通过德州仪器 (TI) 网站上的 TLV707 和 TLV707P 产品文件夹获取，也可直接从 TI 网上商店购买。

11.1.1.2 *Spice* 模型

分析模拟电路和系统的性能时，使用 SPICE 模型对电路性能进行计算机仿真非常有用。您可以从相应器件产品文件夹中的*仿真模型*下获取 TLV707 和 TLV707P 的 SPICE 模型。

11.1.2 器件命名规则

表 **2.** 订购信息**(1)**

产品	V_{OUT}**(2)**
TLV707***xx(x)Pyyyz***	**XX(X)** 是标称输出电压。对于分辨率为 100mV 的输出电压，订货编号中使用两位数字；否则，使用三位数字（例如，18 = 1.8V，285 = 2.85V）。 **P** 为可选项；P 表示器件具有一个带有源输出放电功能的 LDO 稳压器。 **YYY** 为封装标识符。 **Z** 为封装数量。**R** 表示卷（3000 片），**T** 表示带（250 片）。

(1) 要获得最新的封装和订货信息，请参阅本文档末尾的封装选项附录，或者访问器件产品文件夹，此文件夹位于www.ti.com.cn内。
(2) 输出电压范围为 0.85V 至 5.0V（以 50mV 为单位增量）。更多详细信息及可用性，请联系制造商。

11.2 文档支持

11.2.1 相关文档

相关文档如下：

• 《*TLV70728EVM-612 评估模块*》，SLVU416

11.3 商标

All trademarks are the property of their respective owners.

11.4 静电放电警告

这些装置包含有限的内置 ESD 保护。 存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

11.5 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12   机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件系列提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

PACKAGE OUTLINE

DQN0004A

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

4215302/C 11/2015

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
4. Features may not exist. Recommend use of pin 1 marking on top of package for orientation purposes.

EXAMPLE BOARD LAYOUT

DQN0004A   **X2SON - 0.4 mm max height**

LAND PATTERN EXAMPLE
SCALE: 40X

SOLDER MASK
DEFINED

SOLDER MASK DETAIL

4215302/C 11/2015

NOTES: (continued)

5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271) .

EXAMPLE STENCIL DESIGN

DQN0004A

X2SON - 0.4 mm max height

SOLDER PASTE EXAMPLE
BASED ON 0.075 − 0.1mm THICK STENCIL

EXPOSED PAD
88% PRINTED SOLDER COVERAGE BY AREA
SCALE: 60X

4215302/C 11/2015

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
    design recommendations.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV707085DQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BY	Samples
TLV707085DQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BY	Samples
TLV70710DQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BB	Samples
TLV70710DQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BB	Samples
TLV70710PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BC	Samples
TLV70710PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BC	Samples
TLV707115DQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	B3	Samples
TLV707115DQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	B3	Samples
TLV70711PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C3	Samples
TLV70711PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C3	Samples
TLV70712PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	WJ	Samples
TLV70712PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	WJ	Samples
TLV70715PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	WI	Samples
TLV70715PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	WI	Samples
TLV70717DQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	GD	Samples
TLV70717DQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	GD	Samples
TLV707185DQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	ZN	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV707185DQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	ZN	Samples
TLV707185PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	B1	Samples
TLV707185PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	B1	Samples
TLV70718DQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	ZC	Samples
TLV70718DQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	ZC	Samples
TLV70718PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SB	Samples
TLV70718PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SB	Samples
TLV70719PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	ZM	Samples
TLV70719PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	ZM	Samples
TLV70725DQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BM	Samples
TLV70725DQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BM	Samples
TLV70725PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AT	Samples
TLV70725PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AT	Samples
TLV70726DQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	RF	Samples
TLV70726DQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	RF	Samples
TLV70726PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SC	Samples
TLV70727PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C6	Samples
TLV70727PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C6	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV707285DQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	RZ	Samples
TLV707285DQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	RZ	Samples
TLV707285PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	XE	Samples
TLV707285PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	XE	Samples
TLV70728PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SD	Samples
TLV70728PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SD	Samples
TLV70729DQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BF	Samples
TLV70729DQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BF	Samples
TLV70729PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BG	Samples
TLV70729PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BG	Samples
TLV70730DQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HJ	Samples
TLV70730DQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HJ	Samples
TLV70730PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SE	Samples
TLV70730PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SE	Samples
TLV70731DQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	DI	Samples
TLV70731DQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	DI	Samples
TLV70732DQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C8	Samples
TLV70732DQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C8	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV707335DQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	F6	Samples
TLV707335DQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	F6	Samples
TLV70733DQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	YH	Samples
TLV70733DQNR1	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BN	Samples
TLV70733DQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	YH	Samples
TLV70733PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TI	Samples
TLV70733PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TI	Samples
TLV70734DQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AQ	Samples
TLV70734DQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AQ	Samples
TLV70734PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AP	Samples
TLV70734PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AP	Samples
TLV70736DQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CC	Samples
TLV70736DQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CC	Samples
TLV70736PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	ZO	Samples
TLV70736PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	ZO	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

![Texas Instruments logo]

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV707085DQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV707085DQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70710DQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70710DQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70710DQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70710DQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70710PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70710PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70710PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70710PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV707115DQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV707115DQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV707115DQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV707115DQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70711PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70711PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70715PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70715PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV70715PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70715PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70717DQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70717DQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV707185DQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV707185DQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV707185DQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV707185DQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV707185PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV707185PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV707185PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV707185PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70718DQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70718DQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70718DQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70718DQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70718PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70718PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70725DQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70725DQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70725PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70725PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70726DQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70726DQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70726DQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70726DQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70726PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70726PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70728PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70728PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70728PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70728PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70729DQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70729DQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70729DQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70729DQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70729PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70729PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70729PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70729PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70730DQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70730DQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70730DQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2

![TEXAS INSTRUMENTS logo]

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV70730DQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70730PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70730PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70730PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70730PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70731DQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70731DQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV707335DQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV707335DQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70733DQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70733DQNR1	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	2.0	8.0	Q1
TLV70733DQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70733PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70733PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70733PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70733PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70734DQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70734DQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70734DQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70734DQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70734PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70734PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70736DQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70736DQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70736DQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV70736DQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV707085DQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV707085DQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV70710DQNR	X2SON	DQN	4	3000	202.0	201.0	28.0
TLV70710DQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV70710DQNT	X2SON	DQN	4	250	202.0	201.0	28.0
TLV70710DQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV70710PDQNR	X2SON	DQN	4	3000	202.0	201.0	28.0
TLV70710PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV70710PDQNT	X2SON	DQN	4	250	202.0	201.0	28.0
TLV70710PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV707115DQNR	X2SON	DQN	4	3000	202.0	201.0	28.0
TLV707115DQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV707115DQNT	X2SON	DQN	4	250	202.0	201.0	28.0
TLV707115DQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV70711PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV70711PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV70715PDQNR	X2SON	DQN	4	3000	202.0	201.0	28.0
TLV70715PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV70715PDQNT	X2SON	DQN	4	250	202.0	201.0	28.0
TLV70715PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV70717DQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV70717DQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV707185DQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV707185DQNR	X2SON	DQN	4	3000	202.0	201.0	28.0
TLV707185DQNT	X2SON	DQN	4	250	202.0	201.0	28.0
TLV707185DQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV707185PDQNR	X2SON	DQN	4	3000	202.0	201.0	28.0
TLV707185PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV707185PDQNT	X2SON	DQN	4	250	202.0	201.0	28.0
TLV707185PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV70718DQNR	X2SON	DQN	4	3000	202.0	201.0	28.0
TLV70718DQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV70718DQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV70718DQNT	X2SON	DQN	4	250	202.0	201.0	28.0
TLV70718PDQNT	X2SON	DQN	4	250	202.0	201.0	28.0
TLV70718PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV70725DQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV70725DQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV70725PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV70725PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV70726DQNR	X2SON	DQN	4	3000	202.0	201.0	28.0
TLV70726DQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV70726DQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV70726DQNT	X2SON	DQN	4	250	202.0	201.0	28.0
TLV70726PDQNT	X2SON	DQN	4	250	202.0	201.0	28.0
TLV70726PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV70728PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV70728PDQNR	X2SON	DQN	4	3000	202.0	201.0	28.0
TLV70728PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV70728PDQNT	X2SON	DQN	4	250	202.0	201.0	28.0
TLV70729DQNR	X2SON	DQN	4	3000	202.0	201.0	28.0
TLV70729DQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV70729DQNT	X2SON	DQN	4	250	202.0	201.0	28.0
TLV70729DQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV70729PDQNR	X2SON	DQN	4	3000	202.0	201.0	28.0
TLV70729PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV70729PDQNT	X2SON	DQN	4	250	202.0	201.0	28.0
TLV70729PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV70730DQNR	X2SON	DQN	4	3000	202.0	201.0	28.0
TLV70730DQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV70730DQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV70730DQNT	X2SON	DQN	4	250	202.0	201.0	28.0
TLV70730PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV70730PDQNR	X2SON	DQN	4	3000	202.0	201.0	28.0

PACKAGE MATERIALS INFORMATION

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV70730PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV70730PDQNT	X2SON	DQN	4	250	202.0	201.0	28.0
TLV70731DQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV70731DQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV707335DQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV707335DQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV70733DQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV70733DQNR1	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV70733DQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV70733PDQNR	X2SON	DQN	4	3000	202.0	201.0	28.0
TLV70733PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV70733PDQNT	X2SON	DQN	4	250	202.0	201.0	28.0
TLV70733PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV70734DQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV70734DQNR	X2SON	DQN	4	3000	202.0	201.0	28.0
TLV70734DQNT	X2SON	DQN	4	250	202.0	201.0	28.0
TLV70734DQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV70734PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV70734PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV70736DQNR	X2SON	DQN	4	3000	202.0	201.0	28.0
TLV70736DQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV70736DQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV70736DQNT	X2SON	DQN	4	250	202.0	201.0	28.0

重要声明