











SLVSD37A - SEPTEMBER 2015-REVISED OCTOBER 2015

TPS62748

TPS62748 300 mA High Efficiency Buck Converter with Ultra-low Quiescent Current and Load Switch

1 Features

- Input Voltage Range V_{IN} from 2.15 V to 5.5 V
- Input Voltage Range Down to 2.0 V Once Started
- 300 mA Output Current
- 360 nA Operational Quiescent Current
- Up to 90% Efficiency at 10-μA Output Current
- Power Save Mode Operation
- Selectable Output Voltages
 - 1.2 V and 1.8 V
- · Output Voltage Discharge
- 100 mA/2.2 Ω Integrated Load Switch
- Low Output Voltage Ripple
- Automatic Transition to No Ripple 100% Mode
- RF Friendly DCS-Control™
- Total Solution Size <10mm²
- Small 1.6 mm x 0.9 mm, 8 Ball WCSP Package

2 Applications

- Wearables
- Fitness Tracker
- Smart Watch
- Health Monitoring
- Bluetooth[®] Low Energy, RF4CE, Zigbee
- High-efficiency, Ultra Low Power Applications
- Energy Harvesting

3 Description

The TPS62748 is a high efficiency step down converter with ultra low quiescent current of typical 360 nA. The device is optimized to operate with a 2.2-µH inductor and 10µF output capacitor. The device uses DCS-Control™ and operates with a typical switching frequency of 1.2 MHz. In Power Save Mode the device extends the light load efficiency down to a load current range of 10-µA and below. TPS62748 provides an output current of 300 mA. Once started the device operates down to an input voltage range of 2.0 V. This allows to operate the device directly from a single Li-MnO₂ coin cell.

The TPS62748 provides two programmable output voltages of 1.2V and 1.8V selectable by one voltage select pin. The TPS62748 is optimized to provide a low output voltage ripple and low noise using a small output capacitor. Once the input voltage comes close to the output voltage the device enters the No Ripple 100% mode to prevent an increase of output ripple voltage. In this operation mode the device stops switching and turns the high side MOSFET switch on.


The TPS62748 has a 100 mA load switch between pins VOS and LOAD with a typical ON-resistance of 0.6 Ohm. The load switch is typically used to distribute the buck converter output voltage to the sub-system.

Device Information(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS62748	DSBGA (8)	1.6 mm × 0.9 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

4 Typical Application








Table of Contents

1	Features 1		9.3 Feature Description	8
2	Applications 1		9.4 Device Functional Modes	10
3	Description 1	10	Application and Implementation	11
4	Typical Application1		10.1 Application Information	11
5	Revision History2		10.2 Typical Application	11
6	Device Comparison Table3		10.3 System Example	16
7	Pin Configuration and Functions	11	Power Supply Recommendations	17
8	Specifications4	12	Layout	17
0	•		12.1 Layout Guidelines	17
	8.1 Absolute Maximum Ratings 4 8.2 ESD Ratings 4		12.2 Layout Example	17
	8.3 Recommended Operating Conditions		12.3 Package Dimensions	17
	8.4 Thermal Information5	13	Device and Documentation Support	18
	8.5 Electrical Characteristics		13.1 Device Support	
			13.2 Community Resources	
	8.6 Timing Requirements 6 8.7 Typical Characteristics 7		13.3 Trademarks	18
9	• •		13.4 Electrostatic Discharge Caution	18
9	Detailed Description		13.5 Glossary	
	9.1 Overview	14	Mechanical, Packaging, and Orderable	
	9.2 Functional Block Diagram 8		Information	18

5 Revision History

Changes from Original (September 2015) to Revision A


Page



6 Device Comparison Table

T _A	PART NUMBER	OUTPUT VOLTAGE SETTINGS	OUTPUT CURRENT [mA]	PACKAGE MARKING
–40°C to 85°C	TPS62748	1.2 V and 1.8 V (VSEL)	300 mA	TPS748

7 Pin Configuration and Functions



Pin Functions TPS62748

PII	N	1/0	DESCRIPTION
NAME	NO	1/0	DESCRIPTION
VIN	A2	PWR	V_{IN} power supply pin. Connect the input capacitor close to this pin for best noise and voltage spike suppression. A ceramic capacitor of 4.7 μF is required.
SW	A1	OUT	The switch pin is connected to the internal MOSFET switches. Connect the inductor to this terminal.
GND	B2	PWR	GND supply pin. Connect this pin close to the GND terminal of the input and output capacitor.
vos	C2	IN	Feedback pin for the internal feedback divider network and regulation loop. An internal load switch is connected between VOUT pin and LOAD pin. Connect this pin directly to the output capacitor with a short trace. Discharges V _{OUT} when the converter is disabled.
VSEL	C1	IN	Output voltage selection pin. See Table 1 for V _{OUT} selection. This pin must be terminated. The pin can be dynamically changed during operation.
EN	B1	IN	High level enables the devices, low level turns the device into shutdown mode. The pin must be terminated.
CTRL	D1	IN	This pin controls the load switch between VOS and LOAD. With CTRL = low, the LOAD switch is disabled. This pin must be terminated.
LOAD	D2	OUT	Output terminal of the internal load switch. With CTRL = high, the internal load switch connects VOS to the LOAD pin. This pin is pulled to GND with the CTRL = low. If not used, leave the pin open.

Table 1. Output Voltage Setting TPS62748

Device	V _{OUT}	VSEL
TPS62748	1.2	0
	1.8	1



8 Specifications

8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
	VIN	-0.3	6	V
VIN -0.3 6 SW, VSEL, LOAD, CTRL -0.3 V _{IN} +0.3	V _{IN} +0.3V	V		
Pin voltage (=)	EN	-0.3	6 V _{IN} +0.3V V _{IN} +0.3V 3.7 125	V
	VOS	-0.3 6 V -0.3 V _{IN} +0.3V V -0.3 V _{IN} +0.3V V -0.3 3.7 V -40 125 °C	V	
Operating junction to	emperature, T _J	-40	125	°C
Storage temperature	e, T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

8.2 ESD Ratings

			VALUE	UNIT
.,	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. The human body model is a 100-pF capacitor discharged through a 1.5-kΩ resistor into each pin.

8.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V_{IN}	Supply voltage V _{IN}	2.15		5.5	٧
V_{IN}	Supply voltage V _{IN} , once started	2.0		5.5	٧
I _{OUT}	Device output current			300	mA
I_{LOAD}	Load switch current			100	mA
T_{J}	Operating junction temperature range	-40		125	°C

²⁾ All voltage values are with respect to network ground terminal GND.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



8.4 Thermal Information

		TPS62748	
	THERMAL METRIC(1)	YFP	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	103	°C/W
$R_{\theta JCtop}$	Junction-to-case (top) thermal resistance	1.0	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	20	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	20	°C/W
R _{0JCbot}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

8.5 Electrical Characteristics

 $V_{IN} = 3.6V$, $T_{J} = -40$ °C to 125°C typical values are at $T_{A} = 25$ °C (unless otherwise noted)

PAF	RAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
	Operating	EN = V_{IN} , CTRL = GND, $I_{OUT} = 0\mu A$, $V_{OUT} = 1.8V$, device not switching		360	1800	Λ
IQ	quiescent current	EN = V _{IN} , I _{OUT} = 0mA, CTRL = GND, V _{OUT} = 1.8V , device switching		460		nA
I _{SD}	Shutdown current	EN = GND, shutdown current into V _{IN}		70	1000	nA
V _{TH_ UVLO+}	Undervoltage	Rising V _{IN}		2.075	2.15	V
V _{TH_UVLO} -	lockout threshold	Falling V _{IN}		1.925	2	V
INPUTS (EN, VSEL,	, CTRL)					
V _{IH TH}	High level input threshold	$2.2V \le V_{IN} \le 5.5V$			1.1	V
V _{IL TH}	Low level input threshold	$2.2V \le V_{\text{IN}} \le 5.5V$	0.4			V
I _{IN}	Input bias Current			10	25	nA
POWER SWITCHES	S				,	
	High side MOSFET on- resistance	I _{OUT} = 50mA		0.45	1.12	
R _{DS(ON)}	Low Side MOSFET on- resistance			0.22	0.65	Ω
I _{LIMF}	High side MOSFET switch current limit		480	600	720	mA
	Low side MOSFET switch current limit			600		mA
OUTPUT VOLTAGE	E DISCHARGE					
R _{DSCH_VOS}	MOSFET on- resistance	EN = GND, I _{VOS} = -10mA into VOS pin		30	65	Ω
I _{IN_VOS}	Bias current into VOS pin	$EN = V_{IN}, V_{OUT} = 2V$		40	1010	nA
LOAD Switch	·					
R _{LOAD}	MOSFET on- resistance	$I_{LOAD} = 50 \text{mA}, \text{ CTRL} = V_{IN}, V_{OUT} = 1.8 \text{V}, 2.2 \text{V} \le V_{IN} \le 5.5 \text{V}$		0.6	1.27	Ω
R _{DCHRG}	MOSFET on- resistance	2.2V ≤ V _{IN} ≤ 5.5V; CTRL=GND		30	65	Ω



Electrical Characteristics (continued)

 $V_{IN} = 3.6V$, $T_{J} = -40$ °C to 125°C typical values are at $T_{A} = 25$ °C (unless otherwise noted)

PARA	AMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
AUTO 100% MODE 1	TRANSITION					
V _{TH_100+}	Auto 100% Mode leave detection threshold ⁽¹⁾	Rising V _{IN} ,100% Mode is left with V _{IN} = V _{OUT} + V _{TH_100+}	150	250	350	
V _{TH_100} -	Auto 100% Mode enter detection threshold ⁽¹⁾	Falling V_{IN} , 100% Mode is entered with $V_{IN} = V_{OUT} + V_{TH_100}$.	85	200	290	mV
OUTPUT						
I _{LIM_softstart}	High side softstart switch current limit	- EN=low to high	80	150	200	mA
	Low side softstart switch current limit			150		
	Output voltage range	Output voltages are selected with pins VSEL	1.2		1.8	
	Output voltage	I _{OUT} = 10mA, V _{OUT} = 1.8V	-2.5	0%	2.5	V
V _{OUT}	accuracy	I _{OUT} = 100mA, V _{OUT} = 1.8V	-2	0%	2	
-001	DC output voltage load regulation	V _{OUT} = 1.8V		0.001		%/mA
	DC output voltage line regulation	V _{OUT} = 1.8V, I _{OUT} = 100mA, 2.2V ≤ V _{IN} ≤ 5.0V		0		%/V

⁽¹⁾ V_{IN} is compared to the programmed output voltage (V_{OUT}). When V_{IN} – V_{OUT} falls below V_{TH_100} . the device enters 100% Mode by turning the high side MOSFET on. The 100% Mode is exited when V_{IN} – V_{OUT} exceeds V_{TH_100+} and the device starts switching. The hysteresis for the 100% Mode detection threshold V_{TH_100+} - V_{TH_100+} will always be positive and will be approximately 50 mV(typ)


8.6 Timing Requirements

 $V_{IN} = 3.6V$, $T_J = -40$ °C to 125°C typical values are at $T_A = 25$ °C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT				
LOAD Switch										
t _{rise_LOAD}	V _{LOAD} rise time	CTRL= low to high, V_{OUT} = 1.8V, 2.2V \leq V_{IN} \leq 5.5V, I_{LOAD} = 20mA		315	800	μs				
OUTPUT										
t _{ONmin}	Minimum ON time	$V_{OUT} = 2.0V$, $I_{OUT} = 0$ mA		225		ns				
t _{OFFmin}	Minimum OFF time	V _{IN} = 2.3V		50		ns				
t _{Startup_delay}	Regulator start up delay time	From transition EN = low to high until device starts switching		10	25	ms				
t _{Softstart}	Softstart time	$2.2V \le V_{IN} \le 5.5V$, EN = V_{IN}		700	1200	μs				



8.7 Typical Characteristics






9 Detailed Description

9.1 Overview

The TPS62748 is a high frequency step down converter with ultra low quiescent current. The device operates with a quasi fixed switching frequency typically at 1.2 MHz. Using Tl's DCS-Control™ topology the device extends the high efficiency operation area down to a few microamperes of load current during Power Save Mode Operation.

9.2 Functional Block Diagram



* typical 50MΩ

9.3 Feature Description

9.3.1 DCS-Control™

TI's DCS-Control™ (Direct Control with Seamless Transition into Power Save Mode) is an advanced regulation topology, which combines the advantages of hysteretic and voltage mode control. Characteristics of DCS-Control™ are excellent AC load regulation and transient response, low output ripple voltage and a seamless transition between PFM and PWM mode operation. DCS-Control™ includes an AC loop which senses the output voltage (VOS pin) and directly feeds the information to a fast comparator stage. This comparator sets the switching frequency, which is constant for steady state operating conditions, and provides immediate response to dynamic load changes. In order to achieve accurate DC load regulation, a voltage feedback loop is used. The internally compensated regulation network achieves fast and stable operation with small external components and low ESR capacitors.



Feature Description (continued)

The DCS-Control™ topology supports PWM (Pulse Width Modulation) mode for medium and high load conditions and a Power Save Mode at light loads. During PWM mode, it operates in continuous conduction mode. The switching frequency is typically 1.2 MHz with a controlled frequency variation depending on the input voltage and load current. If the load current decreases, the converter seamlessly enters Power Save Mode to maintain high efficiency down to very light loads. In Power Save Mode, the switching frequency varies linearly with the load current. Since DCS-Control™ supports both operation modes within one single building block, the transition from PWM to Power Save Mode is seamless with minimum output voltage ripple. The TPS62748 offers both excellent DC voltage and superior load transient regulation, combined with low output voltage ripple, minimizing interference with RF circuits.

9.3.2 Power Save Mode Operation

In Power Save Mode the device operates in PFM (Pulse Frequency Modulation) that generates a single switching pulse to ramp up the inductor current and recharges the output capacitor, followed by a sleep period where most of the internal circuits are shutdown to achieve lowest operating quiescent current. During this time, the load current is supported by the output capacitor. The duration of the sleep period depends on the load current and the inductor peak current. During the sleep periods, the current consumption of TPS62748 is reduced to 360 nA. This low quiescent current consumption is achieved by an ultra low power voltage reference, an integrated high impedance feedback divider network and an optimized Power Save Mode operation.

9.3.3 100mA Load Switch

The load switch connects VOS pin to the LOAD pin and is able to support 100 mA. The on-resistance depends on the output voltage. At 1.2 V Vout the on-resistance is maximum 2.2 Ω and at 1.8 V Vout the on-resistance is maximum 1.2 Ω . The load switch can be used to power a sub system. With CTRL=high the load switch is turned on. To avoid a voltage drop at the output of the buck converter the load switch has a internal softstart. With CTRL=low the load switch is turned off and the LOAD pin is internally discharged to GND by typically 30 Ω . This makes sure the output of the load switch is always discharged to GND before the load switch is turned on again.

9.3.4 Output Voltage Selection

The TPS62748 doesn't require an external resistor divider network to program the output voltage. The device integrates a high impedance feedback resistor divider network which is programmed by the pin VSEL. TPS62748 supports two output voltage options: 1.2 V and 1.8 V. The output voltage is programmed according to Table 1. The output voltage can be changed during operation and supports a simple dynamic output voltage scaling.

9.3.5 Output Voltage Discharge of the Buck Converter

The device provides automatic output voltage discharge when EN is pulled low or the UVLO is triggered. The output of the buck converter is discharged over VOS. Because of this the output voltage will ramp up from zero once the device is enabled again. This is very helpful for accurate start-up sequencing.

9.3.6 Undervoltage Lockout UVLO

To avoid misoperation of the device at low input voltages, an undervoltage lockout is used. The UVLO shuts down the device at a maximum voltage level of 2.0 V. The device will start at a UVLO level of 2.15 V.

9.3.7 Short circuit protection

The TPS62748 has an integrated current limit on the high side, as well as on the low side MOSFETs. The peak current in the switch is monitored cycle by cycle and typically limited to 600 mA. The High side MOSFET is turned off when the typical current limit of 600 mA is reached. The low side MOSFET is turned on when the current decreases below the low side MOSFET current limit of typically 600 mA.



9.4 Device Functional Modes

9.4.1 Enable and Shutdown

The device is turned on with EN=high. With EN=low the device enters shutdown and turns off the load switch. This pin must be terminated.

9.4.2 Device Start-up and Softstart

The device has an internal softstart to minimize input voltage drop during start-up. This allows the operation from high impedance battery cells. Once the device is enabled the device starts switching after a typical delay time of 10ms. Then the softstart time of typical 700 μ s begins with a reduced current limit of typical 150 mA. When this time passed by the device enters full current limit operation. This allows a smooth start-up and the device can start into full load current. Furthermore, larger output capacitors impact the start-up behaviour of the DC/DC converter. Especially when the output voltage does not reach its nominal value after the typical soft-start time of 700 μ s, has passed.

9.4.3 Automatic Transition Into No Ripple 100% Mode

Once the input voltage comes close to the output voltage, the DC/DC converter stops switching and enters 100% duty cycle operation. It connects the output V_{OUT} via the inductor and the internal high side MOSFET switch to the input VIN, once the input voltage V_{IN} falls below the 100% mode enter threshold, V_{TH_100-} . The DC/DC regulator is turned off, switching stops and therefore no output voltage ripple is generated. Since the output is connected to the input, the output voltage follows the input voltage minus the voltage drop across the internal high side switch and the inductor. Once the input voltage increases and trips the 100% mode exit threshold, V_{TH_100+} , the DC/DC regulator turns on and starts switching again. See Figure 5 and Figure 18.




Figure 5. Automatic Transition into 100% Mode



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The TPS62748 is a high efficiency step down converter with ultra low quiescent current of typically 360 nA. The device operates with a tiny 2.2-µH inductor and 10-µF output capacitor over the entire recommended operation range. A dedicated measurement set-up is required for the light load efficiency measurement and device quiescent current due to the operation in the sub microampere range. In this range any leakage current in the measurement set-up will impact the measurement results.

10.2 Typical Application




Figure 6. TPS62748 Typical Application Circuit

10.2.1 Design Requirements

The TPS62748 is a highly integrated DC/DC converter. The output voltage is set via a VSEL pin interface. The design guideline provides a component selection to operate the device within the recommended operating conditions.

Table 2 shows the list of components for the Application Characteristic Curves

Table 2. Components for Application Characteristic Curves

Reference	Description	Value	Manufacturer		
TPS62748	360nA Iq step down converter		Texas Instruments		
CIN	Ceramic capacitor, GRM155R61C475ME15	4.7 μF	Murata		
COUT	Ceramic capacitor, GRM155R60J106ME11	10 µF	Murata		
L	Inductor DFE201610C	2.2 µH	Toko		

(2)



10.2.2 Detailed Design Procedure

The first step in the design procedure is the selection of the output filter components. To simplify this process, Table 3 outlines possible inductor and capacitor value combinations.

Table 3. Recommended LC Output Filter Combinations

Inductor Value	Output Capacitor Value [μF] ⁽²⁾								
[µH] ⁽¹⁾	4.7μF	10μF	22μF	47µF	100μF				
2.2	√	√(3)	√	√					

- (1) Inductor tolerance and current de-rating is anticipated. The effective inductance can vary by 20% and -30%.
- (2) Capacitance tolerance and bias voltage de-rating is anticipated. The effective capacitance varies by +20% and -50%.
- (3) Typical application configuration. Other check marks indicate alternative filter combinations.

10.2.2.1 Inductor Selection

The inductor value affects the peak-to-peak ripple current, the PWM-to-PFM transition point, the output voltage ripple and the efficiency. The selected inductor has to be rated for its DC resistance and saturation current. The inductor ripple current (ΔI_L) decreases with higher inductance and increases with higher V_{IN} or V_{OUT} and can be estimated according to Equation 1.

Equation 2 calculates the maximum inductor current under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current, as calculated with Equation 2. This is recommended because during a heavy load transient the inductor current rises above the calculated value. A more conservative way is to select the inductor saturation current according to the high-side MOSFET switch current limit, I_{LMF}.

$$\Delta I_{L} = Vout \times \frac{1 - \frac{Vout}{Vin}}{L \times f}$$

$$I_{Lmax} = I_{outmax} + \frac{\Delta I_{L}}{2}$$
(1)

where

- f = Switching Frequency
- L = Inductor Value
- ΔI_L= Peak to Peak inductor ripple current

The table below shows a list of possible inductors.

Table 4. List of Possible Inductors (1)

INDUCTANCE [µH]	DIMENSIONS [mm ³]	INDUCTOR TYPE	Isat/DCR	SUPPLIER	Comment
2.2	2.0 x 1.6 x 1.0	DFE201610C	$1.4~\text{A}/170~\text{m}\Omega$	TOKO	Efficiency plot
2.2	2.0 × 1.25 × 1.0	MIPSZ2012D 2R2	$0.7~\text{A}/230~\text{m}\Omega$	FDK	Figure 9
2.2	2.0 x 1.2 x 1.0	744 797 752 22	$0.7~\text{A}/200~\text{m}\Omega$	Würth Elektronik	
2.2	1.6 x 0.8 x 0.8	MDT1608- CH2R2M	$0.7~\text{A}/300~\text{m}\Omega$	токо	

(1) See Third-party Products Disclaimer

10.2.2.2 Output Capacitor Selection

The DCS-Control™ scheme of the TPS62748 allows the use of tiny ceramic capacitors. Ceramic capacitors with low ESR values have the lowest output voltage ripple and are recommended. The output capacitor requires either an X7R or X5R dielectric. At light load currents, the converter operates in Power Save Mode and the output voltage ripple is dependent on the output capacitor value. A larger output capacitors can be used reducing the output voltage ripple. The leakage current of the output capacitor adds to the overall quiescent current.



10.2.2.3 Input Capacitor Selection

Because the buck converter has a pulsating input current, a low ESR input capacitor is required for best input voltage filtering to minimize input voltage spikes. For most applications a 4.7-µF input capacitor is sufficient. When operating from a high impedance source, like a coin cell a larger input buffer capacitor ≥10uF is recommended avoiding voltage drops during start-up and load transients. The input capacitor can be increased without any limit for better input voltage filtering. The leakage current of the input capacitor adds to the overall quiescent current. Table 5 shows a selection of input and output capacitors.


Table 5. List of Possible Capacitors⁽¹⁾

CAPACITANCE [μF]	SIZE	CAPACITOR TYPE	SUPPLIER
4.7	0402	GRM155R61C475ME15	Murata
10	0402	GRM155R60J106ME11	Murata

(1) See Third-party Products Disclaimer

TEXAS INSTRUMENTS


10.2.3 Application Curves



Submit Documentation Feedback

Copyright © 2015, Texas Instruments Incorporated





Copyright © 2015, Texas Instruments Incorporated

Submit Documentation Feedback



10.3 System Example




Figure 19. Example Of Implementation In A Master MCU Based System

Product Folder Links: TPS62748

Submit Documentation Feedback

Copyright © 2015, Texas Instruments Incorporated



11 Power Supply Recommendations

The power supply must provide a current rating according to the supply voltage, output voltage and output current of the TPS62748.

12 Layout

12.1 Layout Guidelines

- As for all switching power supplies, the layout is an important step in the design. Care must be taken in board layout to get the specified performance.
- It is critical to provide a low inductance, impedance ground path. Therefore, use wide and short traces for the main current paths.
- The input capacitor should be placed as close as possible to the IC pins VIN and GND. This is the most critical component placement.
- The V_{OS} line is a sensitive high impedance line and should be connected to the output capacitor and routed away from noisy components and traces (e.g. SW line) or other noise sources.

12.2 Layout Example




Figure 20. Recommended PCB Layout

12.3 Package Dimensions

D: Max=1.592 mm, Min=1.532 mm E: Max=0.896 mm, Min=0.836 mm



13 Device and Documentation Support

13.1 Device Support

13.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

13.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.3 Trademarks

DCS-Control, E2E are trademarks of Texas Instruments. Bluetooth is a registered trademark of Bluetooth SIG, Inc. All other trademarks are the property of their respective owners.

13.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

20-Oct-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS62748YFPR	ACTIVE	DSBGA	YFP	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	TPS748	Samples
TPS62748YFPT	ACTIVE	DSBGA	YFP	8	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	TPS748	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.




PACKAGE OPTION ADDENDUM

20-Oct-2015

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

YFP (R-XBGA-N8)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.