

# Single 3-Input Positive-NAND Gate

Check for Samples: SN74LVC1G10

#### **FEATURES**


- Available in the Texas Instruments NanoFree<sup>™</sup> Package
- Supports 5-V V<sub>CC</sub> Operation
- Inputs Accept Voltages to 5.5 V
- Provides Down Translation to V<sub>CC</sub>
- Max t<sub>pd</sub> of 3.8 ns at 3.3 V
- Low Power Consumption, 10-μA Max I<sub>CC</sub>
- ±24-mA Output Drive at 3.3 V
- I<sub>off</sub> Supports Live Insertion, Partial-Power-Down Mode, and Back Drive Protection
- Latch-Up Performance Exceeds 100 mA per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged Device Model (C101)

#### **DESCRIPTION**

The SN74LVC1G10 performs the Boolean function Y =  $\overline{A} \cdot \overline{B} \cdot \overline{C}$  or Y =  $\overline{A} + \overline{B} + \overline{C}$  in positive logic.

NanoFree $^{\text{TM}}$  package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using  $I_{\text{off}}$ . The  $I_{\text{off}}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



See mechanical drawings for dimensions.

M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **Function Table**

	INPUTS	;	OUTPUT
Α	В	С	Y
Н	Н	Н	L
L	X	Χ	Н
Χ	L	Χ	Н
Χ	X	L	Н

#### Logic diagram (Positive Logic)



## Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	6.5	V
$V_{I}$	Input voltage range (2)	-0.5	6.5	V	
Vo	Voltage range applied to any output in the hi	-0.5	6.5	V	
Vo	Voltage range applied to any output in the hi	-0.5	V <sub>CC</sub> + 0.5	V	
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through V <sub>CC</sub> or GND			±100	mA
		DBV package		165	
$\theta_{JA}$	Package thermal impedance (4)	DCK package		259	°C/W
		YZP package		123	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Product Folder Links: SN74LVC1G10

Submit Documentation Feedback

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> The value of  $V_{CC}$  is provided in the recommended operating conditions table.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.



# Recommended Operating Conditions<sup>(1)</sup>

			MIN	MAX	UNIT	
\ /	Cumply voltage	Operating	1.65	5.5	V	
V <sub>CC</sub>	Supply voltage	Data retention only	1.5	1.5		
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>			
\	High level input valtege	V <sub>CC</sub> = 2.3 V to 2.7 V	1.7		V	
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V	2		V	
		V <sub>CC</sub> = 4.5 V to 5.5 V	0.7 × V <sub>CC</sub>			
		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
	Low-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V		0.7	.,	
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V		0.8	V	
		V <sub>CC</sub> = 4.5 V to 5.5 V		0.3 × V <sub>CC</sub>		
VI	Input voltage		0	5.5	V	
Vo	Output voltage		0	V <sub>CC</sub>	V	
		V <sub>CC</sub> = 1.65 V		-4		
		V <sub>CC</sub> = 2.3 V		-8		
l <sub>он</sub>	High-level output current	V 2V		-16	mA	
		V <sub>CC</sub> = 3 V		-24		
		V <sub>CC</sub> = 4.5 V		-32		
		V <sub>CC</sub> = 1.65 V		4		
		V <sub>CC</sub> = 2.3 V		8		
$I_{OL}$	Low-level output current	V 2V		16	mA	
		V <sub>CC</sub> = 3 V		24		
		V <sub>CC</sub> = 4.5 V		32		
		V <sub>CC</sub> = 1.8 V ± 0.15 V, 2.5 V ± 0.2 V		20		
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		10		
		V <sub>CC</sub> = 5 V ± 0.5 V		10		
T <sub>A</sub>	Operating free-air temperature		-40	125	°C	

<sup>(1)</sup> All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Copyright © 2003–2013, Texas Instruments Incorporated

Submit Documentation Feedback



## **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

TEST COMPITIONS	.,	-40	0°C to 85°C	-40	°C to 125°C		UNIT	
TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP <sup>(1)</sup> MAX	MIN	TYP <sup>(1)</sup>	MAX	UNII	
I <sub>OH</sub> = -100 μA	1.65 V to 5.5 V	V <sub>CC</sub> - 0.1		V <sub>CC</sub> - 0.1				
$I_{OH} = -4 \text{ mA}$	1.65 V	1.2		1.2				
$I_{OH} = -8 \text{ mA}$	2.3 V	1.9		1.9			V	
I <sub>OH</sub> = -16 mA	2 \/	2.4		2.4				
$I_{OH} = -24 \text{ mA}$	3 V	2.3		2.3				
$I_{OH} = -32 \text{ mA}$	4.5 V	3.8		3.8				
I <sub>OL</sub> = 100 μA	1.65 V to 5.5 V		0.1			0.1		
I <sub>OL</sub> = 4 mA	1.65 V		0.45			0.45		
I <sub>OL</sub> = 8 mA	2.3 V		0.3			0.3	V	
I <sub>OL</sub> = 16 mA	2.1/		0.4			0.4		
I <sub>OL</sub> = 24 mA	3 V		0.55			0.55		
I <sub>OL</sub> = 32 mA	4.5 V		0.55			0.55		
V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V		±5			±5	μΑ	
$V_I$ or $V_O = 5.5 \text{ V}$	0		±10			±10	μA	
$V_1 = 5.5 \text{ V or GND}, I_0 = 0$	1.65 V to 5.5 V		10			10	μΑ	
One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND	3 V to 5.5 V		500			500	μΑ	
V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		3.5				pF	
	$\begin{split} I_{OH} &= -4 \text{ mA} \\ I_{OH} &= -8 \text{ mA} \\ I_{OH} &= -16 \text{ mA} \\ I_{OH} &= -16 \text{ mA} \\ I_{OH} &= -24 \text{ mA} \\ I_{OH} &= -32 \text{ mA} \\ I_{OL} &= 100  \mu\text{A} \\ I_{OL} &= 4 \text{ mA} \\ I_{OL} &= 8 \text{ mA} \\ I_{OL} &= 16 \text{ mA} \\ I_{OL} &= 24 \text{ mA} \\ I_{OL} &= 32 \text{ mA} \\ V_{I} &= 5.5 \text{ V or GND} \\ V_{I} \text{ or } V_{O} &= 5.5 \text{ V} \\ V_{I} &= 5.5 \text{ V or GND}, I_{O} &= 0 \\ \text{One input at } V_{CC} &= 0.6 \text{ V}, \\ \text{Other inputs at } V_{CC} \text{ or GND} \\ \end{split}$	$\begin{array}{c} I_{OH} = -100 \; \mu A & 1.65 \; V \; to \\ 5.5 \; V & \\ I_{OH} = -4 \; mA & 1.65 \; V \\ I_{OH} = -8 \; mA & 2.3 \; V \\ I_{OH} = -16 \; mA & 3 \; V \\ I_{OH} = -24 \; mA & 4.5 \; V \\ I_{OH} = -32 \; mA & 4.5 \; V \\ I_{OL} = 100 \; \mu A & 1.65 \; V \; to \\ 5.5 \; V & 1_{OL} = 4 \; mA & 1.65 \; V \\ I_{OL} = 8 \; mA & 2.3 \; V \\ I_{OL} = 16 \; mA & 3 \; V \\ I_{OL} = 16 \; mA & 3 \; V \\ I_{OL} = 24 \; mA & 3 \; V \\ I_{OL} = 32 \; mA & 4.5 \; V \\ V_{I} = 5.5 \; V \; or \; GND & 0 \; to \; 5.5 \; V \\ V_{I} \; or \; V_{O} = 5.5 \; V & 0 \\ V_{I} = 5.5 \; V \; or \; GND, \; I_{O} = 0 & 1.65 \; V \; to \; 5.5 \; V \\ One \; input \; at \; V_{CC} = 0.6 \; V, \; Other \; inputs \; at \; V_{CC} \; or \; GND & 3 \; V \; to \; 5.5 \; V \\ \end{array}$	TEST CONDITIONS         V <sub>CC</sub> I <sub>OH</sub> = -100 μA         1.65 V to 5.5 V         V <sub>CC</sub> - 0.1           I <sub>OH</sub> = -4 mA         1.65 V         1.2           I <sub>OH</sub> = -8 mA         2.3 V         1.9           I <sub>OH</sub> = -16 mA         3 V         2.4           I <sub>OH</sub> = -24 mA         4.5 V         3.8           I <sub>OH</sub> = -32 mA         4.5 V         3.8           I <sub>OL</sub> = 100 μA         1.65 V to 5.5 V           I <sub>OL</sub> = 4 mA         1.65 V         3.8           I <sub>OL</sub> = 4 mA         2.3 V         3.8           I <sub>OL</sub> = 8 mA         2.3 V         3.8           I <sub>OL</sub> = 16 mA         3 V         3.8           I <sub>OL</sub> = 24 mA         4.5 V         3.8           I <sub>OL</sub> = 32 mA         4.5 V         4.5 V           V <sub>I</sub> = 5.5 V or GND         0 to 5.5 V         0.0           V <sub>I</sub> = 5.5 V or GND, I <sub>O</sub> = 0         1.65 V to 5.5 V           One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND         3 V to 5.5 V	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{ c c c c c } \hline \textbf{TEST CONDITIONS} & \textbf{V}_{CC} & \hline \textbf{MIN} & \textbf{TYP}^{(1)} & \textbf{MAX} & \textbf{MIN} & \textbf{TYP}^{(1)} \\ \hline & I_{OH} = -100 \ \mu\text{A} & 1.65 \ \text{V} & V_{CC} - 0.1 & V_{CC} - 0.1 \\ \hline & I_{OH} = -4 \ \text{mA} & 1.65 \ \text{V} & 1.2 & 1.2 \\ \hline & I_{OH} = -8 \ \text{mA} & 2.3 \ \text{V} & 1.9 & 1.9 \\ \hline & I_{OH} = -16 \ \text{mA} & 3 \ \text{V} & 2.3 & 2.3 \\ \hline & I_{OH} = -24 \ \text{mA} & 4.5 \ \text{V} & 3.8 & 3.8 \\ \hline & I_{OH} = -32 \ \text{mA} & 4.5 \ \text{V} & 3.8 & 3.8 \\ \hline & I_{OL} = 100 \ \mu\text{A} & 1.65 \ \text{V} & 0.45 \\ \hline & I_{OL} = 4 \ \text{mA} & 1.65 \ \text{V} & 0.45 \\ \hline & I_{OL} = 8 \ \text{mA} & 2.3 \ \text{V} & 0.3 \\ \hline & I_{OL} = 16 \ \text{mA} & 3 \ \text{V} & 0.55 \\ \hline & I_{OL} = 24 \ \text{mA} & 4.5 \ \text{V} & 0.55 \\ \hline & I_{OL} = 22 \ \text{mA} & 4.5 \ \text{V} & 0.55 \\ \hline & I_{OL} = 32 \ \text{mA} & 4.5 \ \text{V} & 0.55 \\ \hline & V_{I} = 5.5 \ \text{V or GND} & 0 \ \text{to } 5.5 \ \text{V} & 0 \\ \hline & V_{I} = 5.5 \ \text{V or GND}, \ I_{O} = 0 & 1.65 \ \text{V to } 5.5 \ \text{V} \\ \hline & One input at \ V_{CC} = 0.6 \ \text{V}, \\ \hline & Other inputs at \ V_{CC} = 0.6 \ \text{V}, \\ \hline & Other inputs at \ V_{CC} = 0.6 \ \text{V}, \\ \hline & Other inputs at \ V_{CC} = 0.6 \ \text{V}, \\ \hline & Other inputs at \ V_{CC} = 0.6 \ \text{V}, \\ \hline & Other inputs at \ V_{CC} = 0.6 \ \text{V}, \\ \hline & Other inputs at \ V_{CC} = 0.6 \ \text{V}, \\ \hline & Other inputs at \ V_{CC} = 0.6 \ \text{V}, \\ \hline & Other inputs at \ V_{CC} = 0.6 \ \text{V}, \\ \hline & Other inputs at \ V_{CC} = 0.6 \ \text{V}, \\ \hline & Other inputs at \ V_{CC} = 0.6 \ \text{V}, \\ \hline & Other inputs at \ V_{CC} = 0.6 \ \text{V}, \\ \hline & Other inputs at \ V_{CC} = 0.6 \ \text{V}, \\ \hline & Other inputs at \ V_{CC} = 0.6 \ \text{V}, \\ \hline & Other inputs at \ V_{CC} = 0.6 \ \text{V}, \\ \hline & Other inputs at \ V_{CC} = 0.6 \ \text{V}, \\ \hline & Other inputs at \ V_{CC} = 0.6 \ \text{V}, \\ \hline & Other inputs at \ V_{CC} = 0.6 \ \text{V}, \\ \hline & Other inputs at \ V_{CC} = 0.6 \ \text{V}, \\ \hline & Other inputs at \ V_{CC} = 0.6 \ \text{V}, \\ \hline & Other inputs at \ V_{CC} = 0.6 \ \text{V}, \\ \hline & Other inputs at \ V_{CC} = 0.6 \ \text{V}, \\ \hline & Other inputs at \ V_{CC} = 0.6 \ \text{V}, \\ \hline & Other inputs at \ V_{CC} = 0.6 \ \text{V}, \\ \hline & Other inputs at \ V_{CC} = 0.6 \ \text{V}, \\ \hline & Other inputs at \ V_{CC} $	TEST CONDITIONS         V <sub>CC</sub> MIN         TYP <sup>(1)</sup> MAX         MIN         TYP <sup>(1)</sup> MAX $I_{OH} = -100  \mu A$ 1.65 V to 5.5 V $V_{CC} - 0.1$ $V_{CC} - 0.1$ $V_{CC} - 0.1$ $I_{OH} = -4  mA$ 1.65 V         1.2         1.2         1.9 $I_{OH} = -16  mA$ 2.3 V         1.9         1.9         1.9 $I_{OH} = -16  mA$ 3 V         2.4         2.4         2.4 $I_{OH} = -24  mA$ 4.5 V         3.8         3.8 $I_{OH} = -32  mA$ 4.5 V         3.8         3.8 $I_{OL} = 100  \mu A$ 1.65 V to 5.5 V         0.1         0.1 $I_{OL} = 4  mA$ 1.65 V to 5.5 V         0.45         0.45 $I_{OL} = 8  mA$ 2.3 V         0.3         0.3 $I_{OL} = 16  mA$ 3 V         0.55         0.55 $I_{OL} = 24  mA$ 4.5 V         0.55         0.55 $I_{OL} = 32  mA$ 4.5 V         0.55         0.55 $V_{I} = 5.5  V \text{ or GND}$ 0 ± 10         ±10         ±10 $V_{I} = 5.5  V \text{ or GND}, I_{O} = 0$ 1.65 V to 5.5 V	

<sup>(1)</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.



## **Switching Characteristics**

over recommended operating free-air temperature range, C<sub>L</sub> = 15 pF (unless otherwise noted) (see Figure 1)

			SN74LVC1G10 −40°C to 85°C								
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = ± 0.1		V <sub>CC</sub> = ± 0.2		V <sub>CC</sub> = ± 0.		V <sub>CC</sub> =		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	A, B, or C	Υ	2	14.8	1.3	5.5	8.0	3.8	0.6	2.7	ns

## **Switching Characteristics**

over recommended operating free-air temperature range, C<sub>L</sub> = 30 pF or 50 pF (unless otherwise noted) (see Figure 2)

		1 0			•				•		<u> </u>
							/C1G10 to 85°C				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = ± 0.1		V <sub>CC</sub> = ± 0.		V <sub>CC</sub> = ± 0.3		V <sub>CC</sub> = ± 0.9		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	A, B, or C	Υ	2.5	18	1.6	6.5	1.4	5	1	3.6	ns

## **Switching Characteristics**

over recommended operating free-air temperature range,  $C_L = 30 \text{ pF}$  or 50 pF (unless otherwise noted) (see Figure 2)

			SN74LVC1G10 -40°C to 125°C								
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = ± 0.1		V <sub>CC</sub> = ± 0.		V <sub>CC</sub> = ± 0.		V <sub>CC</sub> = ± 0.5	5 V 5 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	A, B, or C	Υ	2.5	20.8	1.6	8.2	1.4	6.4	1	4.7	ns

### **Operating Characteristics**


 $T_A = 25$ °C

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub> = 1.8 V	$V_{\rm CC} = 1.8 \text{ V} \qquad V_{\rm CC} = 2.5 \text{ V}$		V <sub>CC</sub> = 5 V	UNIT	
	FARAIVIETER	TEST CONDITIONS	TYP	TYP	TYP	TYP	UNII	
$C_{pd}$	Power dissipation capacitance	f = 10 MHz	17	18	19	22	pF	

Product Folder Links: SN74LVC1G10




#### **Parameter Measurement Information**



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
$t_{_{\mathrm{PLZ}}}/t_{_{\mathrm{PZL}}}$	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

	INPUTS		.,	.,		-	.,
V <sub>cc</sub>	V,	t,/t,	V <sub>M</sub>	<b>V</b> <sub>LOAD</sub>	C <sub>L</sub>	R <sub>L</sub>	V <sub>A</sub>
1.8 V ± 0.15 V	V <sub>cc</sub>	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	15 pF	<b>1 M</b> Ω	0.15 V
$2.5~\textrm{V}~\pm~0.2~\textrm{V}$	V <sub>cc</sub>	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	15 pF	<b>1 M</b> Ω	0.15 V
3.3 V $\pm$ 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	15 pF	<b>1 M</b> Ω	0.3 V
5 V $\pm$ 0.5 V	V <sub>cc</sub>	≤2.5 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	15 pF	<b>1 M</b> Ω	0.3 V



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_o$  = 50  $\Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{\mbox{\tiny PLZ}}$  and  $\dot{t}_{\mbox{\tiny PHZ}}$  are the same as  $t_{\mbox{\tiny dis}}.$
- F.  $t_{\text{PZL}}$  and  $t_{\text{PZH}}$  are the same as  $t_{\text{en}}$ .
- G.  $t_{\text{PLH}}$  and  $t_{\text{PHL}}$  are the same as  $t_{\text{pd}}$ .
- H. All parameters and waveforms are not applicable to all devices.


Figure 1. Load Circuit and Voltage Waveforms

Submit Documentation Feedback

Copyright © 2003–2013, Texas Instruments Incorporated




#### **Parameter Measurement information**



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
$t_{_{\mathrm{PLZ}}}/t_{_{\mathrm{PZL}}}$	<b>V</b> <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

V	INI	PUTS		v			.,
V <sub>cc</sub>	V,	t,/t,	V <sub>M</sub>	V <sub>LOAD</sub>	C <sub>L</sub>	R <sub>∟</sub>	V <sub>Δ</sub>
1.8 V ± 0.15 V	V <sub>cc</sub>	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V ± 0.2 V	V <sub>cc</sub>	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	30 pF	500 Ω	0.15 V
3.3 V ± 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
5 V ± 0.5 V	V <sub>cc</sub>	≤2.5 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	50 pF	500 Ω	0.3 V



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_o$  = 50  $\Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{\mbox{\tiny PLZ}}$  and  $\dot{t}_{\mbox{\tiny PHZ}}$  are the same as  $t_{\mbox{\tiny dis}}.$
- F.  $t_{\mbox{\tiny PZL}}$  and  $t_{\mbox{\tiny PZH}}$  are the same as  $t_{\mbox{\tiny en}}.$
- G.  $t_{\text{PLH}}$  and  $t_{\text{PHL}}$  are the same as  $t_{\text{pd}}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms

Submit Documentation Feedback

#### SCES486E - SEPTEMBER 2003 - REVISED DECEMBER 2013



## **REVISION HISTORY**

CI	Changes from Revision D (January 2007) to Revision E						
•	Updated document to new TI data sheet format.	1					
•	Removed Ordering Information table.	1					
•	Added ESD warning.	2					
•	Updated operating temperature range.	3					





15-Apr-2017

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
74LVC1G10DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(C105 ~ C10R)	Samples
SN74LVC1G10DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(C105 ~ C10R)	Samples
SN74LVC1G10DCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(C25 ~ C2F ~ C2R)	Samples
SN74LVC1G10DCKRG4	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(C25 ~ C2F ~ C2R)	Samples
SN74LVC1G10DRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C2	Samples
SN74LVC1G10DSFR	ACTIVE	SON	DSF	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C2	Samples
SN74LVC1G10YZPR	ACTIVE	DSBGA	YZP	6	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(C27 ~ C2N)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



### PACKAGE OPTION ADDENDUM

15-Apr-2017

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 11-May-2017

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC1G10DBVR	SOT-23	DBV	6	3000	178.0	9.2	3.3	3.23	1.55	4.0	8.0	Q3
SN74LVC1G10DCKR	SC70	DCK	6	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74LVC1G10DRYR	SON	DRY	6	5000	180.0	9.5	1.15	1.6	0.75	4.0	8.0	Q1
SN74LVC1G10DSFR	SON	DSF	6	5000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
SN74LVC1G10YZPR	DSBGA	YZP	6	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1

www.ti.com 11-May-2017



\*All dimensions are nominal

7 til diffictionolog are floriffial							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC1G10DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
SN74LVC1G10DCKR	SC70	DCK	6	3000	180.0	180.0	18.0
SN74LVC1G10DRYR	SON	DRY	6	5000	184.0	184.0	19.0
SN74LVC1G10DSFR	SON	DSF	6	5000	184.0	184.0	19.0
SN74LVC1G10YZPR	DSBGA	YZP	6	3000	220.0	220.0	35.0

# DBV (R-PDSO-G6)

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width.



# DBV (R-PDSO-G6)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



# DCK (R-PDSO-G6)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AB.



# DCK (R-PDSO-G6)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. SON (Small Outline No-Lead) package configuration.
- The exposed lead frame feature on side of package may or may not be present due to alternative lead frame designs.
- E. This package complies to JEDEC MO-287 variation UFAD.
- $frac{f}{K}$  See the additional figure in the Product Data Sheet for details regarding the pin 1 identifier shape.



## DRY (R-PUSON-N6)

## PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A.

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over—print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.





- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Reference JEDEC registration MO-287, variation X2AAF.





# PLASTIC SMALL OUTLINE NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads. If 2 mil solder mask is outside PCB vendor capability, it is advised to omit solder mask.
- E. Maximum stencil thickness 0,1016 mm (4 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Suggest stencils cut with lasers such as Fiber Laser that produce the greatest positional accuracy.
- H. Component placement force should be minimized to prevent excessive paste block deformation.





DIE SIZE BALL GRID ARRAY



#### NOTES:

NanoFree Is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. NanoFree<sup>™</sup> package configuration.



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SBVA017 (www.ti.com/lit/sbva017).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.