

### AOT12N60/AOTF12N60

600V,12A N-Channel MOSFET

### **General Description**


The AOT12N60 & AOTF12N60 have been fabricated using an advanced high voltage MOSFET process that is designed to deliver high levels of performance and robustness in popular AC-DC applications. By providing low  $R_{\rm DS(on)},\,C_{\rm iss}$  and  $C_{\rm rss}$  along with guaranteed avalanche capability these parts can be adopted quickly into new and existing offline power supply designs.


For Halogen Free add "L" suffix to part number: AOT12N60L & AOTF12N60L

### **Product Summary**

 $\begin{array}{cc} 100\% \text{ UIS Tested} \\ 100\% \text{ R}_{g} \text{ Tested} \end{array}$ 







Absolute Maximum	Ratings T₄=25°C unles	s otherwise n	oted		
Parameter		Symbol	AOT12N60	AOTF12N60	Units
Drain-Source Voltage	!	V <sub>DS</sub>	6	00	V
Gate-Source Voltage		$V_{GS}$	±	30	V
Continuous Drain	T <sub>C</sub> =25°C		12	12*	
Current	T <sub>C</sub> =100°C	I <sub>D</sub>	9.7	9.7*	Α
Pulsed Drain Current	Ċ	I <sub>DM</sub>	4	18	
Avalanche Current <sup>C</sup>		I <sub>AR</sub>	5	.5	Α
Repetitive avalanche	energy <sup>C</sup>	E <sub>AR</sub>	450		mJ
Single plused avalanche energy <sup>G</sup>		E <sub>AS</sub>	900		mJ
MOSFET dv/dt rugge		dv/dt	50 5		V/ns
Peak diode recovery	dv/dt	a vi at			77110
_	T <sub>C</sub> =25°C	P <sub>D</sub>	278	50	W
Power Dissipation <sup>B</sup>	Derate above 25°C	ט י	2.2	0.4	W/ °C
Junction and Storage	Temperature Range	$T_J$ , $T_{STG}$	-55 t	o 150	°C
Maximum lead tempe					
purpose, 1/8" from ca	se for 5 seconds	$T_L$	300		°C
Thermal Characteris	stics				
Parameter		Symbol	AOT12N60	AOTF12N60	Units
Maximum Junction-to-Ambient A,D		$R_{\theta JA}$	65	65	°C/W
Maximum Case-to-sir	nk <sup>A</sup>	$R_{\theta CS}$	0.5		°C/W
Maximum Junction-to-Case		$R_{\theta JC}$	0.45	2.5	°C/W

<sup>\*</sup> Drain current limited by maximum junction temperature.



### Electrical Characteristics (T<sub>J</sub>=25°C unless otherwise noted)

Symbol	Parameter Conditions		Min	Тур	Max	Units			
STATIC F	STATIC PARAMETERS								
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$I_D$ =250 $\mu$ A, $V_{GS}$ =0V, $T_J$ =25 $^{\circ}$ C	600						
DVDSS	Diaiii-Source Breakdowii Voltage	$I_D = 250 \mu A, V_{GS} = 0V, T_J = 150 ^{\circ} C$		700		V			
BV <sub>DSS</sub> /∆TJ	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> =250μA, V <sub>GS</sub> =0V		0.65		V/°C			
ı	Zoro Cata Voltago Drain Current	V <sub>DS</sub> =600V, V <sub>GS</sub> =0V			1				
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =480V, T <sub>J</sub> =125°C			10	μΑ			
I <sub>GSS</sub>	Gate-Body leakage current	$V_{DS}$ =0V, $V_{GS}$ =±30V			±100	nA			
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =5V I <sub>D</sub> =250μA	3	4	4.5	V			
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	$V_{GS}$ =10V, $I_D$ =6A		0.46	0.55	Ω			
<b>g</b> FS	Forward Transconductance	V <sub>DS</sub> =40V, I <sub>D</sub> =6A		20		S			
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =1A,V <sub>GS</sub> =0V		0.72	1	V			
Is	Maximum Body-Diode Continuous Cu			12	Α				
I <sub>SM</sub>	Maximum Body-Diode Pulsed Current			48	Α				
DYNAMIC	CPARAMETERS								
C <sub>iss</sub>	Input Capacitance		1400	1751	2100	pF			
C <sub>oss</sub>	Output Capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =25V, f=1MHz	130	164	200	pF			
C <sub>rss</sub>	Reverse Transfer Capacitance		10	13	16	pF			
$R_g$	Gate resistance	$V_{GS}$ =0V, $V_{DS}$ =0V, f=1MHz	2.5	3.3	5	Ω			
SWITCHI	NG PARAMETERS	•	•	•	•	•			
$Q_g$	Total Gate Charge			40	50	nC			
$Q_{gs}$	Gate Source Charge	V <sub>GS</sub> =10V, V <sub>DS</sub> =480V, I <sub>D</sub> =12A		9	11	nC			
$Q_{gd}$	Gate Drain Charge			17.9	22	nC			
t <sub>D(on)</sub>	Turn-On DelayTime			39	50	ns			
t <sub>r</sub>	Turn-On Rise Time	V <sub>GS</sub> =10V, V <sub>DS</sub> =300V, I <sub>D</sub> =12A,		70	85	ns			
t <sub>D(off)</sub>	Turn-Off DelayTime	$R_G=25\Omega$		122	150	ns			
t <sub>f</sub>	Turn-Off Fall Time			74	90	ns			
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =12A,dI/dt=100A/μs,V <sub>DS</sub> =100V		311	373	ns			
Q <sub>rr</sub>	Body Diode Reverse Recovery Charg	e I <sub>F</sub> =12A,dI/dt=100A/μs,V <sub>DS</sub> =100V		5.2	6.2	μС			

A. The value of R  $_{\theta JA}$  is measured with the device in a still air environment with T  $_{A}$  =25  $^{\circ}$ C.

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

B. The power dissipation  $P_D$  is based on  $T_{J(MAX)}$ =150°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature T<sub>J(MAX)</sub>=150°C, Ratings are based on low frequency and duty cycles to keep initial T<sub>J</sub> =25°C.

D. The R  $_{\theta JA}$  is the sum of the thermal impedence from junction to case R  $_{\theta JC}$  and case to ambient.


E. The static characteristics in Figures 1 to 6 are obtained using <300 μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedence which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of  $T_{J(MAX)}$ =150°C. The SOA curve provides a single pulse rating.

G. L=60mH,  $I_{AS}$ =5.5A,  $V_{DD}$ =150V,  $R_{G}$ =25 $\Omega$ , Starting  $T_{J}$ =25 $^{\circ}$ C




### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




10μs




### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS





100

 $R_{\text{DS}(\text{ON})}$ 






Figure 9: Maximum Forward Biased Safe Operating Area for AOT12N60 (Note F)

Figure 10: Maximum Forward Biased Safe Operating Area for AOTF12N60 (Note F)




Figure 11: Current De-rating (Note B)



### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Normalized Maximum Transient Thermal Impedance for AOT12N60 (Note F)






Figure 13: Normalized Maximum Transient Thermal Impedance for AOTF12N60 (Note F)

Rev.6.0: June 2013 **www.aosmd.com** Page 5 of 6





### Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms







Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms










Document No.	PD-00889
Version	A
Title	AOTF12N60 Marking Description

### TO220F PACKAGE MARKING DESCRIPTION







Green product

NOTE:

LOGO - AOS Logo TF12N60 - Part number code

F - Fab code

A - Assembly location code


Y - Year code W - Week code L&T - Assembly lot code


PART NO.	DESCRIPTION	CODE
AOTF12N60	Standard product	TF12N60
AOTF12N60L	Green product	TF12N60




Document No.	PO-00059
Version	E

### TO220F PACKAGE OUTLINE







### RECOMMENDATION OF HOLE PATTERN



UNIT: mm

	DIMENS	IONS IN MILI	LIMETERS	DIME	NI SNDISN	NCHES
SYMBOLS	MIN	NDM	MAX	MIN	NDM	MAX
Α	4.50	4.70	4.90	0.177	0.185	0.193
A1		0.70			0.028	
A2	2.34	2.54	2.74	0.092	0.100	0.108
A3		1X45°			1X45°	
A4	2.66	2.76	2.86	0.105	0.106	0.113
b	0.59	0.69	0.79	0.023	0.027	0.031
b1	0.25	0.35	0.45	0.010	0.014	0.018
b2	1.14	1.24	1.29	0.045	0.049	0.051
b3	1.28	1.38	1.43	0.050	0.054	0.056
b4		1.40 MIN	,	0.055 MIN.		
С	0.59	0.64	0.74	0.023	0.025	0.029
D	15.67	15.87	16.07	0.617	0.625	0.633
D1	6.48	6.68	6.88	0.255	0.263	0.271
е		2.54 BS0			0.100 BSC	<u>,                                    </u>
E	9,96	10.16	10.36	0.392	0.400	0.408
E1		7.00			0.276	
E2	9.26	9.46	9.66	0.365	0.372	0.380
L	10.76	10.96	11.16	0.424	0.431	0.439
L1	14.39	14.59	14.79	0.567	0.574	0.582
L2	1.70	2.03	2.20	0.067	0.080	0.087
Q	3.20	3.30	3.40	0.126	0.130	0.134
ØΡ	3.08	3.18	3.28	0.121	0.125	0.129

#### NOTE

- NUTE

  1. PACKAGE BODY SIZES EXCLUDE MOLD FLASH AND GATE BURRS.

  MOLD FLASH SHOULD BE LESS THAN 6 MIL.

  2. TOLERANCE 0.100 MILLIMETERS UNLESS OTHERWISE SPECIFIED.


  3. CONTROLLING DIMENSION IS MILLIMETER.

  CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACT.




# REV. DATE NEW ISSUE DESCRIPTION DRG.

# TO220F/TO220FL PLASTIC TUBE DRAWING







ANTISTAT TREATED, SN902233, HF, MD, 🔼 STATIC, SENSITIVE DEVICES., REQUIRE PROPER HANDLING PROCEDURE. 🖾 SPK, 17.5 5 5.5 4.8 3.0 7.3 PVC Ω Ω

2.5±0.3

2.1

2.0±0.3

186.5

13.5

13.0

13.0

4.0 6.4

9,8

14.3

13.0

12.3

11.3

14.0

NOTE

# 1. TUBE

- MATERIAL PVC

- COLOR : TRANSPARENCY, RED, YELLOW

- MARKING #A: 6 MONTHS, BLACK COLOR

LETTER STYLE : Arial

- CAMBAR: 1.5 MAX

# 2. PIN

- MATERIAL: NYLON

- COLOR : GREEN (ONE PIN MUST BE INSERTED IN LEFT-SIDE OF " ANTISTATIC~" AND ANOTHER

PIN IS FREE.)

2.1

# 3. ALL UNSPECIFICATED SPECIFICATIONS FOLLOW TUBE GENERAL SPEC. UNSPECIFICATED TOLERANCE ± 0.2

# 4. PACKING Q'TY:

SCALE	APPROVED BY	DRAWN BY	P
N.T.S.	BY		ALPH. SEMIC
PROJECTION	SIGNATURE	SIGNATURE	ALPHA & OMEGA SEMICONDUCTOR
TR-00061	<i>UNIT</i> MM		TO220F/TO220FL TUBE DRAWING
NENDOR CODE	PACE 1 DF		TUBE DRAV
AEV.	1		/ING



### AOS Semiconductor Reliability Report

**HVMOS Family Report, rev A** 

**ALPHA & OMEGA Semiconductor, Inc** 

www.aosmd.com



This report applies for high voltage (900V/700V/650V/600V/500V) products assembled in following packages TO220 (F)/TO262 (F)/TO263/TO252 /TO251 (A).

### "Commitment to Excellence at Quality & Reliability!"

To achieve this vision, AOS continuously strive for the excellence in design, manufacturing, reliability and proactively response to the customer's feedback.

AOS ensures that all the product quality and reliability exceed the customer's expectation by constantly assessing any potential risk, identifying cause of the suspected failures, driving corrective actions and developing prevention plan within the committed time through the continuously improvement.

This AOS product reliability report summarizes AOS Product Reliability result. The published product reliability data combines the results from new product Qualification Test Plan and routine Reliability Program activities. Accelerated environmental tests are performed on a specific sample size, and then followed by electrical test at end point. The released product will be categorized by the process family and be monitored on a quarterly basis for continuously improving the product quality. Table 1 lists the generic reliability qualification requirements and conditions:

**Table 1: AOS Generic Reliability Qualification Requirements** 

Test Item	Test Condition	Time Point	Sample size	Acc/Reject
HTGB	Temp = 150°c, Vgs=100% of Vgsmax	168 / 500 hrs 1000 hrs	77 pcs / lot	0/1
HTRB	Temp = 150°C , Vds=80% of Vdsmax	168 / 500 hrs 1000 hrs	77 pcs / lot	0/1
Solder reflow precondition	168hr 85°c /85%RH + 3 cycle reflow @250°c (MSL level 1)	-	The sum of PCT ,TC and HAST	0/1
HAST	130 +/- 2°C, 85%RH, 33.3 psi, Vgs = 80% of Vgs max	100 hrs	55 pcs / lot	0/1
Pressure Pot	121°C,29.7psi, 100%RH	96 hrs	77 pcs / lot	0/1
Temperature Cycle	-65°C to 150°C, air to air,	250 / 500 cycles	77 pcs / lot	0/1
Power Cycle	Δ Tj = 125 °C	4286 cycles	77 pcs / lot	0/1



### High Temperature Gate Bias (HTGB) & High Temperature Reverse Bias (HTRB)

HTGB burn-in stress is used to stress gate oxide at the elevated temperature environment hence any of the gate oxide integrity issue can be identified. HTRB burn-in stress is used to verify junction degradation under the maximum operation temperature.

Through HTGB & HTRB B/I stress test, the device lifetime in field operation & long term device level reliability can be determined. FIT rate is calculated by applying the Arrhenius equation with the activation energy of 0.7Ev and 60% of upper confidence level at 55 deg C operating conditions.

### Solder reflow precondition (pre-con)

Solder reflow precondition is the test that simulates shipment and storage of package in under uncontrollable environment. Precondition is the pre-requirement for the mechanical related reliability tests (such as Temperature Cycle, Pressure Pot and High Acceleration Stress TEST (HAST). The routine of the test are: parts will be soaked in moisture then bake in pressure pot, or being placed into 85% RH, 85 deg C environment for 168 hrs. Then they will be run through a solder reflow oven with temperature at 260°C+/- 5°C or 250°C+/- 5°C (depending on package thickness and volume). The test condition totally complies with MSL level 1. Pre-condition is a test that is detected package delamination, lifted bond wire issue.

### Temperature Cycling (TC)

Temperature cycling test is to evaluate the mechanical integrity of the package and the interaction between the die and the package. This is an air to air test at temperature range from -65°C/150°C and stress duration is from 250 cycles to 500 cycles.

### Pressure Pot (PCT)

PCT test is the test that measures the ability of the device withstand to moisture and contaminant environment. The test is done under enclosed chamber with the condition 121°C 15+/- 1PSIG, 100%RH and stress duration is 96 hrs.

### High Acceleration Stress Test (HAST)

High acceleration stress test is to stress the devices under high humidity, high pressure environment under DC bias condition. If ionic contamination involved, the corrosion from metal layer can be accelerated by the HAST stress condition.

### **Power Cycle**

The power cycle test is performed to determine that the ability of a device to withstand alternate exposures at high and low junction temperature extremes with operating biases periodically applied and removed. It is intended to simulate worst case conditions encountered in typical application.

The following tables summarize the qualification results based on the device/process families and the package types, respectively.



## Summary of AOS High Voltage MOSFET product with TO220 (F)/TO262 (F)/TO263/TO252 /TO251 (A) package Qualification Results

### **Table 2 Product Family**

Voltage	Device No.	Package
900V	AOTFXXN90	TO220F
7001/	AOTFXXN70	TO220F
700V	AOTXXN70	TO220
	AOTFXXN65	TO220F
6501/	AOTXXN65	TO220
650V	AOWFXXN65	TO262F
	AOWXXN65	TO262
	AOTFXXN60	TO-220F
	AOTXXN60	TO-220
	AOWFXXN60	TO262F
600V	AOWXXN60	TO262
6007	AOBXXN60(L)	TO263
	AODXXN60	TO252
	AOUXXN60	TO251
	AOIXXN60	TO251A
	AOWFXXN50	TO262F
	AOWXXN50	TO262
	AOTFXXN50	TO-220F
500V	AOTXXN50	TO-220
	AOBXXN50	TO263
	AODXXN50	TO252
	AOUXXN50	TO251

Note: Letter 'XX' is 1 or 2 digital which stands for Id (Continuous Drain current at 25°C) of this product. For example, AOTF14N50, '14' means Id of this product is 14A.



### **Table 3 Reliability Test and Package test Result:**

Test Item	Test Condition	Time Point	Total Sample size	Number of failure
нтдв	Temp = 150°c , Vgs=100% of Vgsmax	168 / 500 hrs 1000 hrs	2541	0
HTRB	Temp = 150°C, Vds=80% of Vdsmax	168 / 500 hrs 1000 hrs	2464	0
Solder reflow precondition	168hr 85°c /85%RH + 3 cycle reflow @250°c /260°c  (MSL level 1, peak temperature depending on package thickness and volume)	-	3839	0
HAST	130 +/- 2°C , 85%RH, 33.3 psi, Vgs = 80% of Vgs max	100 hrs	605	0
Pressure Pot	121°C,29.7psi, 100%RH	96 hrs	1540	0
Temperature Cycle	-65°C to 150°C, air to air,	250 / 500 cycles	2002	0
Power Cycle	er Cycle ΔTj=125°C		231	0
Solder dunk	260°C, 10secs	3 cycles	77	0



### Reliability Evaluation:

FIT rate (per billion): 1.74 MTTF = 65789 years

The presentation of FIT rate for the individual product reliability is restricted by the actual burn-in sample size of the selected product. Failure Rate Determination is based on JEDEC Standard JESD 85. FIT means one failure per billion hours.

Failure Rate (FIT) = 
$$\text{Chi}^2 \times 10^9$$
 [2 (N) (H) (Af)] =  $1.83 \times 10^9$  [2 (2541) (168) (258) +2(1694) (500) (258) + 2(770) (1000) (258)] =  $1.74$ 

**MTTF** =  $10^9$  / FIT =  $5.76 \times 10^8$ hrs = 65789 years

Chi² = Chi Squared Distribution, determined by the number of failures and confidence interval

**N** = Total Number of units from HTRB and HTGB tests

**H** = Duration of HTRB/HTGB testing

**Af** = Acceleration Factor from Test to Use Conditions (Ea = 0.7eV and Tuse = 55°C)

Acceleration Factor [Af] = Exp [Ea / k (1/Tj u - 1/Tj s]

#### **Acceleration Factor ratio list:**

	55 deg C	70 deg C	85 deg C	100 deg C	115 deg C	130 deg C	150 deg C
Af	258	87	32	13	5.64	2.59	1

Tj s = Stressed junction temperature in degree (Kelvin), K = C+273.16

Tj u = The use junction temperature in degree (Kelvin), K = C+273.16

 $\mathbf{k}$  = Boltzmann's constant, 8.617164 X 10<sup>-5</sup>eV / K