

Applications Note: SY5802B


Single Stage Flyback and PFC Controller with Primary Side Control for LED Lighting and Multiple Dimming Mode Option

Preliminary Specification

General Description

The SY5802B is a single stage Flyback and PFC controller targeting at LED Dimming applications. It is a primary side controller without applying any secondary feedback circuit for low cost, and drives the converter in the quasi-resonant mode to achieve higher efficiency. It keeps the converter in constant on time operation to achieve high power factor.

Ordering Information



Ordering Number	Package type	Note
SY5802BFAC	SO8	

Features

- Primary side control eliminates the opto-coupler.
- Compatible with multiple dimming modes.
- Valley turn-on of the primary MOSFET to achieve low switching losses
- 0.3V primary current sense reference voltage leads to a lower sense resistance thus a lower conduction loss
- Internal high current MOSFET driver: 1A sourcing and 2A sinking
- Low start up current: 15μA typical
- Reliable short LED and Open LED protection
- Power factor >0.90 with single-stage conversion.(Analog dimming only)
- Compact package: SO8

Applications

• LED Dimming

Typical Applications




Figure.1a Dimming mode: Analog output with PWM dimming signal






Figure.1b Dimming mode: Analog output with 0-1.5V dimming signal




Figure.1c Dimming curve of Analog dimming






Figure.2a Dimming mode: PWM output with PWM dimming signal





Figure.2b Dimming curve of PWM dimming



Pinout (top view)



Top Mark: AZW xyz (device code: AZW, x=year code, y=week code, z= lot number code)

Pin Name	Pin number	Pin Description
COMP	1	Loop compensation pin. Connect a RC network across this pin and ground to stabilize the control loop.
ZCS	2	Inductor current zero-crossing detection pin. This pin receives the auxiliary winding voltage by a resister divider and detects the inductor current zero crossing point. This pin also provides over voltage protection and line regulation modification function simultaneously. If the voltage on this pin is above V _{ZCS,OVP} , the IC would enter over voltage protection mode. Good line regulation can be achieved by adjusting the upper resistor of the divi er.
ISEN	3	Current sense pin. Connect this pin to the source of the primary switch. Connect the sense resistor across the source of the primary switch and the GND pin. (current sense resister $R: R: R: S = k = k = 0.167$)
GND	4	Ground pin
DRV	5	Gate driver pin. Connect this pin to the gate of primary MOSFET.
VIN	6	Power supply pin. This pin also provides output over voltage protection along with ZCS pin.
ADIM	7	Bypass this pin to GND with enough capacitance to hold on internal voltage reference.
PWM	8	PWM dimming input pin, this pin detects the PWM dimming signal



Absolute Maximum Ratings (Note 1)	
VIN, DRV	-0.3V~19V 30mA - 0.3V~V _{IN} +0.3V -0.3~ 3.6V
Power Dissipation, @ TA = 25°C SO8 Package Thermal Resistance (Note 2) SO8, θ JA	1.1W 88°C/W
SO8, θ JC Junction Temperature Range Lead Temperature (Soldering, 10 sec.) Storage Temperature Range	45°C/W 40°C to 150°C 260°C 65°C to 150°C
Recommended Operating Conditions (Note 3) VIN, DRV	8V~15.4V . 40°C to 125°C

Block Diagram




Figure.3 Block Diagram



Electrical Characteristics

 $(V_{IN} = 12V \text{ (Note 3)}, T_A = 25^{\circ}\text{C unless otherwise specified)}$

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Power Supply Section			<u> </u>			
Input voltage range	V VIN		8		15.4	V
VIN turn-on threshold	V VIN,ON				17.6	V
VIN turn-off threshold	V VIN,OFF		6.0		7.9	V
VIN OVP voltage	V VIN,OVP			V _{VIN,ON} +0.85		V
Start up Current	I ST	V <v VIN VIN,OFF</v 		15		μA
Operating Current	VIN	C_L =100pF,f=15kHz		1		mA
Shunt current in OVP mode	I VIN,OVP	V >V Vin Vin,ovp	1.6	2	2.5	mA
Error Amplifier Section			•		-	-
Internal reference voltage	V REF		0.294	0.3	0.306	V
Current Sense Section			•		-	-
Current limit reference voltage	V ISEN,MAX			0.4		V
ZCS pin Section						
ZCS pin OVP voltage	V					
threshold	ZCS,OVP			1.42		V
Gate Driver Section						
Gate driver voltage	Gate			V VIN		V
Maximum source current	SOURCE			1		A
Minimum sink current	I SINK			2		A
Max ON Time	ON,MAX	$V_{\text{COMP}}=1.5V$		24		μs
Min ON Time	ON,MIN			400		ns
Max OFF Time	OFF,MAX			39		μs
Min OFF Time	OFF,MIN			2		μs
Maximum switching frequency	I MAX			90		kHz
ADIM function Section						
ADIM Enable ON	V ADIM,ON			0.105		V
Analog dimming range on	V					
ADIM	ADIM,Dimming		0.105		1.35	V
Thermal Section						
Thermal Shutdown	T					
Temperature	SD			150		°C
PWM function Section					_	
PWM ON current	PWM,ON			20		μΑ
PWM OFF current	PWM,OFF			10		μΑ
PWM current Range	PWM				1	mA

Note 1: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: f_{JA} is measured in the natural convection at $T_A = 25^{\circ}\text{C}$ on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Test condition: Device mounted on 2" x 2" FR-4 substrate PCB, 20z copper, with minimum recommended pad on top layer and thermal vias to bottom layer ground plane.

Note 3: Increase VIN pin voltage gradually higher than V_{VIN,ON} voltage then turn down to 12V.



Operation

The SY5802B is a single stage Flyback and PFC controller targeting at LED lighting applications with dimming function.

The Device provides primary side control to eliminate the opto-couplers or the secondary feedback circuits, which would cut down the cost of the system.

High power factor is achieved by constant on operation mode, with which the control scheme and the circuit structure are both simple.

SY5802B is compatible with Analog dimming and PWM dimming for different application.

In order to reduce the switching losses and improve EMI performance, Quasi-Resonant switching mode is applied, which means to turn on the power MOSFET at voltage valley; the start up current of SY5802B is rather small

(15µA typically) to reduce the standby power loss further;

the maximum switching frequency is clamped to 120kHz to reduce switching losses and improve EMI performance when the converter is operated at light load condition.

SY5802B provides reliable protections such as Short Circuit Protection (SCP), Open LED Protection (OLP), Over Temperature Protection (OTP), etc.

SY5802B is available with SO8 package.

Applications Information

Start up

After AC supply or DC BUS is powered on, the capacitor C_{VIN} across VIN and GND in is charged up by BUS voltage through a start up esistor R_{ST} . Once V_{VIN} rises up to V_{VIN-ON} , the internal bl cks start to work. V_{VIN} will be pulled down by internal consumption of IC until the auxiliary winding of transformer could supply enough energy to maintain V_{VIN} above $V_{VIN-OFF}$.

The who e start up procedure is divided into two sections shown in Fig.4. t_{STC} is the C_{VIN} charged up section, and t_{STO} is the output voltage built-up section. The start up time t_{ST} composes of t_{STC} and t_{STO} , and usually t_{STO} is much smaller than t_{STC} .




Fig.4 Start up

The start up resistor R_{ST} and C_{VIN} are designed by rules below:

(a) Preset start-up resistor R_{ST} , make sure that the current through R_{ST} is larger than I_{ST} and smaller than I_{VIN_OVP}

$$\frac{V}{T} < \frac{V}{R_{ST}} < \frac{R_{ST}}{T} < \frac{R_{ST}}{T} < \frac{1}{T}$$

Where V_{BUS} is the BUS line voltage.

(b) Select C_{VIN} to obtain an ideal start up time t_{ST} , and ensure the output voltage is built up at one time.

$$C_{\text{VIN}} = \frac{\left(\frac{R_{\text{BUS}}}{\kappa_{\text{ST}}} - I_{\text{ST}}\right) \times t_{\text{ST}}}{V}$$

$$V_{\text{VIN}} = \frac{V_{\text{NN}} - I_{\text{ST}}}{V_{\text{NN}}} (2)$$

(d) If the C_{VIN} is not big enough to build up the output voltage at one time. Increase C_{VIN} and decrease R_{ST} , go back to step (a) and redo such design flow until the ideal start up procedure is obtained.

Internal pre-charge design for quick start up

After V_{VIN} exceeds $V_{VIN,ON}$, V_{ADIM} and V_{COMP} is precharged by internal current sources in turn. V_{ADIM} is precharged first, and when V_{ADIM} is over the initial voltage $V_{ADIM,IC}$, V_{COMP} begins to be pre-charged. The PWM block won't start to output PWM signals until V_{COMP} is over the initial voltage $V_{COMP,IC}$. $V_{COMP,IC}$ can be programmed by R_{COMP} . Such design is meant to reduce the start up time shown in Fig.5.

The voltage pre-charged V_{COMP_IC} in start-up procedure can be programmed by R_{COMP}

 $V_{COMP\ IC} = 600 \text{mV} - 300 \mu \text{A} \times R_{COMP} (3)$



The voltage pre-charged V_{ADIM,IC} in start-up procedure is fixed internally.

$$v = / \Im m v$$




Fig.5 pre-charge scheme in start up

Where V_{COMP-IC} is the pre-charged voltage of COMP pin.

Generally, a big capacitance of C_{COMP} is necessary to achieve high power factor and stabilize the system loop $(1\mu F\sim 2\mu F$ recommended).

The voltage pre-charged in start-up procedure can be programmed by R_{COMP} ; On the other hand, larger R_{COMP} can provide larger phase margin for the control loop; A small ceramic capacitor is added to suppress high frequency interruption ($10pF{\sim}100pF$ is recommended f necessary)

Shut down

After AC supply or DC BUS is powered off, the energy stored in the BUS capacitor will be discharged. When the auxiliary winding of the transformer can not supply enough energy to VIN pin, V_{VIN} will drop down. Once V_{VIN} is below $V_{VIN-OFF}$, the IC will stop working and V_{COMP} will be discharged to zero.

Primary-side constant-current control

Primary side control is applied to eliminate secondary feedback circuit or opto-coupler, which reduces the circuit cost. The switching waveforms are shown in Fig.6.

The output current I_{OUT} can be represented by,

$$I_{OUT} = \frac{I_{SP}}{2} \times \frac{t_{DIS}}{t_{S}} (4)$$

Where I_{SP} is the peak current of the secondary side; t_{DIS} is the discharge time of the transformer; t_S is the switching period.

The secondary peak current is related with primary peak current, if the effect of the leakage inductor is neglected.




Fig.6 Switching waveforms

$$I_{SP} = N_{PS} \times I_{PP} (5)$$

Where N_{PS} is the turns ratio of primary to secondary of the transformer.

Thus, I_{OUT} can be represented by

$$I_{OUT} = \frac{N \times I}{2} t_{S} t_{S}$$

The primary peak current I_{PP} and inductor current discharge time t_{DIS} can be detected by Source and ZCS pin, which is shown in Fig.7.These signals are processed and applied to the negative input of the gain modulator. In static state, the positive and negative inputs are equal.

$$V_{\text{REF}} = I_{\text{PP}} \times R_S \times \frac{t_{\text{DIS}}}{t_S} \times k_1 (7)$$






Fig.7 Output current detection diagram

Finally, the output current I_{OUT} can be represented by

$$I = \frac{V_{REF} \times N_{PS}}{R_S \times 2 \times k_1}$$
 (8)

Where k_1 is the output current weight coefficient; k_2 is the output modification coefficient; V_{REF} is the internal reference voltage; R_S is the current sense resistor.

 k_1 and V_{REF} are all internal constant parameters, I_{OUT} can be programmed by N_{PS} and R_{S} .


$$Rs = \frac{V \times N_{PS}}{I_{OUT} \times 2 \times k_1} (9)$$

Then

$$R_{s} = \frac{k \times V_{REF} \times N_{PS}}{I}, k = \frac{1}{2k}$$
 (10)

Quasi-Resonant Operation

QR mode operation provides low turn-on switching losses for the converter.






Fig.8 QR mode operation

The voltage across drain and source of the primary MOSFET is reflected by the auxiliary winding of the Flyback transformer. ZCS pin detects the voltage across

the auxiliary winding by a resistor divider. When the voltage across drain and source of the primary MOSFET is at voltage valley, the MOSFET would be turned on.

Over Voltage Protection (OVP) & Open LED Protection (OLP)




Fig.9 OVP& LP

The output voltage is reflected by the auxiliary winding voltage of the Flyback t ansformer, and both ZCS pin and VIN pin provide over v ltage protection function. When the load is null or large transient happens, the output voltage will xceed the rated value. When V_{VIN} exceeds $V_{VIN,OVP}$ or V_{ZCS} exceeds $V_{ZCS,OVP}$, the over voltage protection is triggered and the IC will discharge V_{VIN} by an int rnal current source $I_{VIN,OVP}$. Once V_{VIN} is below $V_{VIN,OFF}$, the IC will shut down and be charged again by BUS voltage through start up resistor. If the over voltage condition still exists, the system will operate in hiccup mode.

Thus, the turns of the auxiliary winding $N_{\mbox{\scriptsize AUX}}$ and the resistor divider is related with the OVP function.

$$\frac{V}{V} = \frac{N}{V} \times \frac{R}{K} \times \frac{ZCSD}{K + K}$$

$$\frac{V_{VIN_OVP}}{V} \ge \frac{N}{N_S} \times \frac{ZCSU}{ZCSU} \times \frac{11}{ZCSD}$$

$$\frac{V_{VIN_OVP}}{V} \ge \frac{N}{N_S} \times \frac{11}{N_S} \times$$

Where V_{OVP} is the output over voltage specification; R_{ZCSU} and R_{ZCSD} compose the resistor divider. The turns ratio of N_S to N_{AUX} and the ratio of R_{ZCSU} to R_{ZCSD} could be induced from equation (11) and (12).

Short Circuit Protection (SCP)

When the output is shorted to ground, the output voltage is clamped to zero. The voltage of the auxiliary winding is proportional to the output winding, so V_{VIN} will drop down without auxiliary winding supply. Once V_{VIN} is below $V_{VIN,OFF}$, the IC will shut down and be charged



again by the BUS voltage through the start up resistor. If the short circuit condition still exists, the system will operate in hiccup mode.

In order to guarantee SCP function not effected by voltage spike of auxiliary winding, a filter resistor R_{AUX} is needed (10 Ω typically) shown in Fig.9.

Line regulation modification

The IC provides line regulation modification function to improve line regulation performance.

Due to the sample delay of ISEN pin and other internal delay, the output current increases with increasing input BUS line voltage. A small compensation voltage ΔV_{ISEN-C} is added to ISEN pin during ON time to improve such performance. This ΔV_{ISEN-C} is adjusted by the upper resistor of the divider connected to ZCS pin.

$$\Delta V = V N_{\text{ISEN,C}} \times \frac{N}{k_{\text{D}}} \times \frac{1}{K_{\text{CSEU}}} \times \frac{1}{k_{2}} \times \frac{1}{k_{2$$

Where R_{ZCSU} is the upper resistor of the divider; k_2 is an internal constant as the modification coefficient.

The compensation is mainly related with R_{ZCSU} , larger compensation is achieved with smaller R_{ZCSU} . Normally, R_{ZCS} ranges from $100k\Omega{\sim}1M\Omega$.

Then R_{ZCSD} can be selected by,

$$\frac{\frac{ZCS_OVP}{V} \times \frac{IN}{N}}{\frac{V}{V}} \times R_{ZCSU} > R_{ZCSD}} (14),$$

$$1 - \frac{ZCS_OVP}{V} \times \frac{IN}{N} \times R_{ZCSU} > R_{ZCSD}$$
And,
$$R_{ZCSD} \ge \frac{\frac{ZCS_OVP}{V} \times \frac{N_S}{N_{AUX}}}{1 - \frac{ZCS_OVP}{V} \times \frac{N_S}{IN}} \times R_{ZCSU} (13)$$

Where V_{OVP} is the output over voltage protection specification; V_{OUT} is the rated output voltage; R_{ZCSU} is the upper esistor of the divider; N_S and N_{AUX} are the turns of s condary winding and auxiliary winding separately.

Dimming Mode

SY5802B supports two dimming modes: Analog dimming and PWM dimming.

Analog Dimming Mode

In Analog dimming mode, SY5802B is compatible with two dimming signal: PWM dimming signal and 0-1.5V dimming signal, the output current is regulated by the voltage on ADIM pin.

If the dimming signal is PWM signal, it is given to PWM pin. PWM pin detects PWM signal by the current through this pin. When the current is higher than $I_{PWM,ON}$, the dimming signal is sensed as high logic level, and ADIM pin is pulled up to 1.5V by a $300k\Omega$ resistor; when the current is lower than $I_{PWM,OFF}$, the dimming signal is sensed as low logic level, and ADIM pin is pulled down to GND by a $300k\Omega$ resistor. The duty cycle of the dimming signal D_{DIM} is reflected by the voltage on ADIM pin V_{ADIM} .

$$V_{ADIM} = D_{DIM} \times 1.5V$$

When V_{ADIM} is lower than 0.105V (D_{DIM} is 7%), the output current is zero; When V_{ADIM} is from $V_{ADIM,ON}$ to 0.15V (D_{DIM} is from 7% to 10%), the output current is 10% of r ted output current; When V_{ADIM} is higher than 1.35V (D_{DIM} is over 90%), the output current is 100% of rat d output current; When V_{ADIM} is in the range from 0.15V to 1.35V (D_{DIM} is from 10% to 90%), I_{OUT} increases with D_{DIM} linearly from 10% to 100% of rated output current.

The dimming curve between output current I_{OUT}, V_{ADIM} and duty cycle of dimming signal is shown as below.




Fig.10 Dimming curve of analog dimming

A capacitor C_{ADIM} need be connected across ADIM and GND pin to obtain a smooth voltage waveform of the dimming signal duty cycle. C_{ADIM} is selected by

$$C_{\text{ADIM}} = \frac{1.25 \times 10_{-5}}{f} F \times \text{Hz (16)}$$



Where f_{DIM} is the frequency of PWM dimming signal.

If the dimming signal is analog voltage, the dimming signal is given to ADIM pin directly. PWM pin should be pulled up to VIN by a resistor R_{PWM} or pulled down to GND




Fig.11 Connection of Analog dimming with 0-1.5V dimming signal

PWM Dimming Mode

In PWM dimming mode, the output current is chopped by the dimming signal directly, the dimming function is shown as below.




Fig.12 PWM dimming curve

In PWM dimming mode, the dimming sig al is given to ADIM pin. The logic voltage level of the Dimming signal is limited by

$$V_{\text{VIN}} > V_{\text{DimH}} > 1.35 \text{V} (17)$$
 $V_{\text{DimL}} = ADIM, ON (18)$

Where V_{DimH} is logic high level of the Dimming signal, V_{DimL} is logic low level of the Dimming signal.

And a resistor $R_{ADIM,up}$ need be connected across ADIM and VIN pin (1M Ω recommeded).

Power Device Design

Power Device Design for Analog Dimming

MOSFET and Diode

When the operation condition is with maximum input voltage and full load, the voltage stress of MOSFET and secondary power diode is maximized;

$$V_{\text{MOS_DS_MAX}} = \sqrt{2V}_{\text{AC_MAX}} + N_{\text{PS}} \times (V_{\text{OUT}} + V_{\text{DF}}) + \Delta V_{\text{S}}$$
(19)
$$V_{\text{AC_MAX}} = \frac{\sqrt{2V}_{\text{AC_MAX}} + V_{\text{out}}}{\text{IN}_{\text{PS}}}$$
(20)

Where $V_{AC,MAX}$ is maximum input AC RMS voltage; N_{PS} is the turns ratio of the Flyback transformer; V_{OUT} is the rated output voltage; $V_{D,F}$ is the forward voltage of secondary power diode; ΔV_{S} is the overshoot voltage clamped by RCD snubber during OFF time.

When the operation condition is with minimum input voltage and full load, the current stress of MOSFET and power diode is maximized.

I =I (21)

$$I = I (22)$$
 $I = I (22)$
 $I = I (22)$
 $I = I (24)$
 $I = I (24)$

Where I and I

Where I_{P-PK-MAX} and I_{P-RMS-MAX} are maximum primary peak current and RMS current, which will be introduced later.

Transformer (N_{PS} and L_M)

N_{PS} is limited by the electrical stress of the power MOSFET:

$$N = V \underbrace{V_{\text{MOS_(BR)DS}} \times 90\% - \int_{\text{AC_MAX}}^{2} v - \Delta v}_{\text{NOS_(BR)DS}} \times \frac{1}{v} + v \underbrace{V_{\text{OUT}} + v}_{\text{OUT}} \times \frac{1}{v} \times \frac{1}$$

Where $V_{MOS,(BR)DS}$ is the breakdown voltage of the power MOSFET

In Quasi-Resonant mode, each switching period cycle t_S consists of three parts: current rising time t₁, current



falling time t₂ and quasi-resonant time t₃ shown in Fig.13.




Fig.13 switching waveforms

The system operates in the constant on time mode to achieve high power factor. The ON time increases with the input AC RMS voltage decreasing and the load increasing. When the operation condition is with minimum input AC RMS voltage and full load, the ON time is maximized. On the other hand, when the input voltage is at the peak value, the OFF time is maximized. Thus, the minimum switching frequency f_{S-MIN} happe s at the peak value of input voltage with minimum input AC RMS voltage and maximum load condition; Meanwhile, the maximum peak current through MOSFET and the transformer happens.

Once the minimum frequency $f_{S\text{-MIN}}$ is set, the inductance of the transformer could be induced. The design flow is shown as below:

(b) Preset minimum frequency f_{S-MIN}

(c) Compute relative t_S , t_1 (t_3 is omitted to simplify the design here)

$$t_{S} = \frac{1}{1} (27)$$

$$\mathbf{t}_{1} = \frac{\mathbf{t}_{S} \times N_{PS} \times (V_{OUT} + V_{D \ F})}{\sqrt{2V} + N \times (V_{OUT} + V_{D \ F})} (28)$$

(d) Design inductance L_M

$$L_{\rm M} = \frac{V_{\rm AC}^2 \,_{\rm MIN} \times t_1^2 \times \eta}{2P_{\rm OUT} \times t_{\rm S}} (29)$$

(e) Compute t₃

$$t = \pi \times \sqrt{L \times C}$$
(30)

Where C_{Drain} is the parasitic capacitance at drain of MOSFET.

(f) Compute primary maximum peak current I_{P-PK-MAX} and RMS current I_{P-RMS-MAX} for the transformer fabrication.

$$I_{P_PK_MAX} = \frac{2P_{OUT} \times \left[\frac{L_{M}}{\sqrt{2}v_{AC\ MIN}} + \frac{L_{M}}{v_{PS}} + \frac{L_{M}}{v_{OUT}} + \frac{1}{v_{D_F}}\right]}{L_{M} \times \eta}$$

$$+ \frac{\sqrt{4P_{OUT}^{2} \times \left[\frac{L_{M}}{\sqrt{2}v_{AC\ MIN}} + \frac{L_{M}}{v_{PS} \times (v_{OUT} + v_{D_F})}\right]^{2} + 4L_{M} \times \eta \times P_{OUT} \times t}}{L_{M} \times \eta}$$
(31)

Where η is the efficiency; P_{OUT} is rated full load power

Adjust t₁ and t_S to t₁' and t_S' considering the effect of t₃

$$t_{s} = \frac{\eta \times L_{M} \times I_{P}^{2}_{PK_MAX}}{4P}$$

$$t_{t} = \frac{L_{M} \times P_{P}^{E}_{MAX}}{\sqrt{2}V}$$

$$(32)$$

$$t_{t} = \frac{L_{M} \times P_{P}^{E}_{MAX}}{\sqrt{2}V}$$

$$I_{P_RMS_MAX} \approx \sqrt{\frac{t_1'}{6t_s'}} \times I_{P_PK_MAX} (34)$$

(g) Compute secondary maximum peak current I_{S-PK-MAX} and RMS current I_{S-RMS-MAX} for the transformer fabrication.

$$I_{S_PK_MAX} = N_{PS} \times I_{P_PK_MAX} (35)$$

$$t_2' = t_S' - t_1' - t_3 (36)$$

$$I_{S_{RMS_MAX}} \approx \sqrt{\frac{t_2'}{6t_S'}} \times I_{S_{PK_MAX}} (37)$$



Transformer design (Np,Ns,NAUX)

The design of the transformer is similar with ordinary Flyback transformer. the parameters below are necessary:

Necessary parameters	
Turns ratio	PS PS
Inductance	$L_{\mathbf{M}}$
Primary maximum current	P-PK-MAX
Primary maximum RMS current	P-RMS-MAX
Secondary maximum RMS current	S-RMS-MAX

The design rules are as followed:

- (a) Select the magnetic core style, identify the effective area A_{e}
- (b) Preset the maximum magnetic flux ΔB

$$\Delta B = 0.22 \sim 0.26T$$

(c) Compute primary turn N_P

$$N_{P} = \frac{L \times I}{\Delta B \times A_{e}} (38)$$

(d) Compute secondary turn N_S

$$N_{s} = \frac{N_{P}}{N} \quad (39)$$

(e) Compute auxiliary turn NAUX

$$N_{AUX} = N_S \times \frac{V_{VIN}}{V}$$
 (40)

Where V_{VIN} is the working voltage of VIN pin (10V~11V is recommended).

(f) Select an appropriate wire diameter

With I_{P-RMS-MAX} and I_{S-RMS-MAX}, select appropriate wire to make sure the current density ranges from 4A/mm² to 10A/mm²

(g) If the winding area of the core and bobbin is not enough, reselect the core style, go to (a) and redesign the transformer until the ideal transformer is achieved.

Output capacitor Cout

Preset the output current ripple ΔI_{OUT} , C_{OUT} is induced by

$$C_{OUT} = \frac{\sqrt{\frac{2I}{\left(\frac{OUT}{\Delta I_{OUT}}\right)^2 - 1}}}{4\pi f R} (41)$$

Where I_{OUT} is the rated output current; ΔI_{OUT} is the demanded current ripple; f_{AC} is the input AC supply frequency; R_{LED} is the equivalent series resistor of the LED load.

RCD snubber for MOSFET

The power loss of the snubber $P_{\mbox{\scriptsize RCD}}$ is evaluated first

$$P_{\text{RCD}} = \frac{N_{\text{PS}} \times (V_{\text{OUT}} + V_{\text{D_F}}) + \Delta V_{\text{S}}}{\Delta V_{\text{S}}} \frac{L}{L_{\text{M}}} \times V_{\text{K}} \times P_{\text{OUT}}(42)$$

Where N_{PS} is the turns ratio of the Flyback transformer; V_{OUT} is the output voltage; V_{D-F} is the forward voltage of the power diode; ΔV_S is the overshoot voltage clamped by RCD snubber; L_K is the leakage inductor; L_M is the inductance of the Flyback transformer; P_{OUT} is the output power.

The R_{RCD} is related with the power loss:

$$R_{\text{RCD}} = \frac{\left(N \times \left(V + V\right) + \Delta V\right)}{P} \left(43\right)$$

The C_{RCD} is related with the voltage ripple of the snubber ΔV :

$$C_{RCD} = \frac{N \times (V + V) + \Delta V}{R \int_{RCD} \int_{$$

Power Device Design for PWM Dimming

Input BUS Capacitor (C_{BUS})

The input BUS capacitor is selected by

$$\begin{array}{c}
-r & \arcsin(1-\Delta V) + \frac{\pi}{2} \\
\text{BUS} & \times \frac{\sqrt{2} \times V}{\sqrt{2} \times V} \\
& \pi \times f_{\text{IN}} \times (\text{AC,MIN}) 1 - (1-\Delta V_{\text{IN}})
\end{array}$$
(45)

Where P_{IN} is the input power, $V_{AC,MIN}$ is the minimum input AC voltage, f_{in} is the input AC frequency, ΔV_{IN} is the input voltage ripple ratio.

As general engineering application, the input BUS Capacitor can also be selected simply by

$$C_{BUS} = P_{IN} \times (2\sim3) \mu F/W (46)$$



MOSFET and Diode

When the operation condition is with maximum input voltage and full load, the voltage stress of MOSFET and secondary power diode is maximized;

$$V_{\text{MOS_DS_MAX}} = \sqrt{2}V_{\text{AC_MAX}} + N_{\text{PS}} \times (V_{\text{OUT}} + V_{\text{D_F}}) + \Delta V_{\text{S}} (47)$$

$$V_{\text{DR MAX}} = \frac{\sqrt{2}V_{\text{AC_MAX}}}{N_{\text{PS}}} + V_{\text{OUT}} (48)$$

Where $V_{AC,MAX}$ is maximum input AC RMS voltage; N_{PS} is the turns ratio of the Flyback transformer; V_{OUT} is the rated output voltage; V_{D,F} is the forward voltage of secondary power diode; ΔV_S is the overshoot voltage clamped by RCD snubber during OFF time.

When the operation condition is with minimum input voltage and full load, the current stress of MOSFET and power diode is maximized.

$$I = I (49)$$

$$I = I (50)$$

$$I = N \times I (51)$$

$$I = I (52)$$

$$I = I (52)$$

Where I_{P-PK-MAX} and I_{P-RMS-MAX} are maximum primary peak current and RMS current, which will be introduced

Transformer (N_{PS} and L_M)

N_{PS} is limited by the electrical stress of the power MOSFET:

$$|V|_{PS} \leq \frac{V \times 90\% - \sqrt{2} v_{AC_MAX} - \Delta v}{V + V_{OUT} D F}$$
(53)

Where V_{MOS,(BR)DS} is the b eakdown voltage of the power MOSFET.

In Quasi-Resonant mode, each switching period cycle ts consists of three parts: current rising time t1, current falling time t₂ and quasi-resonant time t₃ shown in Fig. 14.




Fig.14 switching waveforms

Once the minimum frequency f_{S-MIN} is set, the inductance of the transformer could be induced. The design flow is shown as below:

(a) Select N_{PS}
$$N = \frac{V}{N} \times 90\% - \sqrt{2} v - \Delta v \times 90\% - \sqrt{2} v$$

- (b) Preset minimum frequency f_{S-MIN}
- (c) Compute relative t_S, t₁ (t₃ is omitted to simplify the design here)

$$t_{S} = \frac{1}{t_{S}} (55)$$

$$t_{I} = \frac{t_{S}}{\sqrt{2V}} + N \times (V + V_{D_{J}F}) (56)$$

$$(d) Design inductance LM$$

(d) Design inductance L_M $L_{\rm M} = \frac{V_{\rm AC}^2 _{\rm MIN} \times t_1^2 \times \eta}{2P_{\rm OUT} \times t_{\rm S}} \quad (57)$

(e) Compute t3

$$t_3 = \pi \times \sqrt{L_M \times C_{Drain}}$$
 (58)

Where C_{Drain} is the parasitic capacitance at drain of MOSFET.



(f) Compute primary maximum peak current I_{P-PK-MAX} and RMS current IP-RMS-MAX for the transformer

$$I_{P_PK_MAX} = \frac{P_{OUT} \times \left[\frac{L_M}{\sqrt{\frac{2v_{AC_MIN}}{v_{PS}}} + \frac{L_M}{v_{PS}} \times (v_{T} + v_{T})}\right]}{\frac{L_M}{v_{POUT}}}$$

$$+ \frac{\sqrt{P_{OUT}^2 \times \left[\frac{L_M}{\sqrt{2v_{AC_MIN}}} + \frac{L_M}{v_{PS} \times (V_{OUT} + V_{D_F})}\right]^2 + L_M \times \eta \times P_{OUT} \times t}}{L_M \times \eta}$$
(50)

Where η is the efficiency; P_{OUT} is rated full load power

Adjust t₁ and t_S to t₁' and t_S' considering the effect of t₃

$$t'_{s} = \frac{\eta \times L_{M} \times I_{P}^{2}_{PK MAX}}{2P}$$

$$0UT$$

$$t'_{1} = \frac{L_{M} \times P_{PK MAX}}{\sqrt{2}V}$$
(61)
$$AC MIN$$

$$I_{\substack{P_RMS_MAX}} \approx \sqrt{\frac{t_1'}{3t_s'}} \times I_{\substack{P_PK_MAX}}(62)$$

(g) Compute secondary maximum peak current I_{S-PK-MAX} and RMS current IS-RMS-MAX for the transformer fabrication.

$$I_{S_PK_MAX} = N_{PS} \times I_{P_PK_MAX} (63)$$

$$t'_{2} = t'_{S} - t'_{1} - t_{3} (64)$$

$$I \approx \sqrt{\frac{t'_{2}}{3t'_{S}}} \times I_{S_{PK_MAX}} (65)$$

Transformer design (NP,NS,NAUX)

The design of the transformer is similar with ordinary Flyback transformer. the parameters below are necessary:

Necessary parameters	
Turns ratio	PS PS
Inductance	$L_{\mathbf{M}}$
Primary maximum current	P-PK-MAX
Primary maximum RMS current	P-RMS-MAX
Secondary maximum RMS current	S-RMS-MAX

The design rules are as followed:

- (a) Select the magnetic core style, identify the effective area A_e
- (b) Preset the maximum magnetic flux ΔB

 $\Delta B = 0.22 \sim 0.26T$

(c) Compute primary turn N_P

$$N_{P} = \frac{L \times I}{\Delta B \times A_{e}} \quad (66)$$

(d) Compute secondary turn N_S

$$N_{s} = \frac{N_{P}}{N} (67)$$

(e) Compute auxiliary turn N_{AUX}

$$N_{AUX} = N_{S} \times \frac{V}{\frac{VIN}{V_{OUT}}}$$
 (68)

Where V_{VIN} is the working voltage of VIN pin (10V~11V is recommended).

(f) Select an appropriate wire diameter

With I_{P-RMS-MAX} and I_{S-RMS-MAX}, select appropriate wire to make sure the current density ranges from 4A/mm² to 10A/mm²

(g) If the winding area of the core and bobbin is not enough, reselect the core style, go to (a) and redesign the transformer until the ideal transformer is achieved.

Output capacitor Cout

Generally, the output voltage ripple is up to the ESR of the output capacitor COUT.

Preset the output current ripple,
$$C_{OUT}$$
 is induced by $R_{Cout,ESR} = \frac{\Delta V_{OUT}}{I}$ (69)

Where $R_{Cout,ESR}$ is the ESR of C_{OUT} .

RCD snubber for MOSFET

The power loss of the snubber P_{RCD} is evaluated first

$$P_{\text{RCD}} = \frac{N_{\text{PS}} \times (V_{\text{OUT}} + V_{\text{D_F}}) + \Delta V_{\text{S}}}{\Delta V_{\text{S}} I_{\text{AM}}} \times P_{\text{OUT}} (70)$$

Where N_{PS} is the turns ratio of the Flyback transformer; V_{OUT} is the output voltage; V_{D-F} is the forward voltage of the power diode; ΔV_S is the overshoot voltage clamped by RCD snubber; L_K is the leakage inductor; L_M is the



inductance of the Flyback transformer; $P_{\mbox{OUT}}$ is the output power.

The R_{RCD} is related with the power loss:

$$R_{\text{RCD}} = \frac{\left(N \times \left(V + V\right) + \Delta V\right)}{P_{\text{RCD}}} + \frac{1}{2} \left(71\right)$$

The C_{RCD} is related with the voltage ripple of the snubber ΔV

$$C_{RCD} = \frac{N}{N} \times (V + V) + \Delta V$$

$$C_{RCD} = \frac{PS}{R} \int_{RCD} \frac{OUT}{S} \int_{C} \frac{D}{RCD} S (72)$$

Layout

- (a) To achieve better EMI performance and reduce line frequency ripples, the output of the bridge rectifier should be connected to the BUS line capacitor first, then to the switching circuit.
- (b) The circuit loop of all switching circuit should be kept small: primary power loop, secondary loop and auxiliary power loop.

(c) The connection of ground is recommended as:



Ground ①: ground of BUS line capacitor

Ground ②: ground of bias supply capacitor and GND pin

Ground ③: ground node of auxiliary winding

Ground 4: ground of signal trace except GND pin

Ground ⑤: primary ground node of Y capacitor.

Ground 6: ground node of current sample resistor.

- (d) Bias supply trace should be connected to the bias supply capacitor first instead of GND pin. The bias supply capacitor should be put beside the IC.
- (f) Loop of 'Source pin current sample resistor GND pin' .should be kept as small as possible.
- (f) The resistor divider is recommended to be put beside the IC.




Fig.15 Ground connection recommended



Design Example

A design example of typical application is shown below step by step.

1. Analog dimming design Example

#1. Identify design specification

Design Specification			
V _{AC} (RMS)	90V~264V	OUT	38V
OUT	320mA	η	87%

#2. Transformer design (NPS, LM)

Refer to Power Device Design

Conditions			
AC,MIN	90V	V AC-MAX	264V
$\Delta V_{ m S}$	50V	MOS-(BR)DS	600V
OUT	12W	D,F	1V
Drain	100pF	S-MIN	75kHz

(a)Compute turns ratio N_{PS} first

$$\begin{split} N_{\text{PS}} &\leq \frac{V}{N_{\text{MOS_(BR)DS}}} \times \frac{90\%}{\sqrt{2}v_{\text{AC_MAX}}} - \Delta v_{\text{S}}}{\sqrt{2}v_{\text{AC_MAX}}} \\ &= \frac{600V \times 0.98 \sqrt{2} \times 264V}{50V \ 38V + 1V} \\ &= 2.99 \end{split}$$

N_{PS} is set to

$$N_{PS} = 2.67$$

(b)f_{S,MIN} is preset

$$f_{S MIN} = 75kHz$$

(c) Compute the switching period t_S and ON time t₁ at the peak of input voltage.

$$\begin{split} t_{S} = & \frac{1}{t_{SMIN}} = 13.3 \mu s \\ t_{1} = & \frac{t_{S} \times N_{PS} \times (V_{OUT} + V_{DF})}{\sqrt{2} v_{ACMIN}} \\ = & \frac{13.3 \mu s \times 2.67 \times (38V + 1V)}{\sqrt{2} \times 90V + 2.67 \times (38V + 1V)} \\ = & 6 \mu s \end{split}$$

(d) Compute the inductance L_M



$$L_{M} = \frac{V_{AC}^{2}_{MIN} \times t_{1}^{2} \times \eta}{2P_{OUT} \times t_{S}}$$
$$= \frac{90V^{2} \times 6\mu s^{2} \times 0.87}{2 \times 12W \times 13.3\mu s}$$
$$= 780\mu H$$

Set

$$L_{\rm M} = 750 \mu {\rm H}$$

(e) Compute the quasi-resonant time t₃

$$t_3 = \pi \sqrt[3]{\frac{\sum_{M} \times C_{\text{Drain}}}{\sum_{M} \sum_{\text{Drain}}}}$$
$$= \pi \times \sqrt{750 \mu H \times 100 pF}$$
$$= 860 \text{ns}$$

(f) Compute primary maximum peak current $I_{P\text{-}PK\text{-}MAX}$

$$I_{P_{PK_MAX}} = \frac{2P_{OUT} \times \left[\frac{L}{\sqrt{2}v_{AC_MIN}} + \frac{L}{N} \times (v_{D_F})\right]}{L_{M} \times \eta} + \frac{L_{M}}{L_{M} \times \eta} + \frac{L_{M}}{\sqrt{2}v_{AC_MIN}} + \frac{L_{M}}{N} \times (v_{OUT} + v_{D_F})}{L_{M} \times \eta} + \frac{L_{M}}{L_{M} \times \eta} + \frac{L_{M}}{N} \times (v_{OUT} + v_{D_F})} + \frac{L_{M}}{N} \times (v_{OUT} + v_{D_F})} + \frac{L_{M}}{N} \times (v_{OUT} + v_{D_F})} + \frac{L_{M}}{N} \times (v_{OUT} + v_{D_F})}{L_{M} \times \eta}$$

$$= 1.038A$$

Adjust switching period t $_{S}$ and ON time t to t' and t' .

$$t' = \frac{\eta \times L_{M} \times I_{P}^{2} PK MAX}{4P}$$

$$= \frac{0.87 \times 750 \mu H \times 1.038 A^{2}}{4 \times 12W}$$

$$= 14.45 \mu s$$

$$L \times I$$

$$t' = \frac{M}{\sqrt{2} V} P_{AC_{MIN}}$$

$$= 750 \mu H \times 1.038 A$$

$$\therefore 2 \times 90 V$$

$$= 6.12 \mu s$$

Compute primary maximum RMS current I_{P-RMS-MAX}

$$I_{\text{P_RMS_MAX}} \approx \sqrt{\frac{t_1'}{6t_S'}} \times I_{\text{P_PK_MAX}} = \sqrt{\frac{6.12\mu s}{6_{\times}14.45\mu s}} \times 1.038A = 0.289A$$

(g) Compute secondary maximum peak current and the maximum RMS current.

$$I_{S PK MAX} = N_{PS} \times I_{P PK MAX} = 2.67 \times 1.038 A = 2.77 A$$



$$t' = t' - t' - t_{3} = 14.45 \mu s - 6.12 \mu s - 0.86 \mu s = 7.47 \mu s$$

$$I_{\text{S,RMS,MAX}} \approx \sqrt{\frac{t_2'}{6t_S'}} \times I_{\text{S_PK_MAX}} = \sqrt{\frac{7.47\mu\text{s}}{6_{\times}14.45\mu\text{s}}} \times 2.77\text{A} = 0.81\text{A}$$

#3. Select power MOSFET and secondary power diode

Refer to Power Device Design

Known conditions at this step				
V AC-MAX	264V	PS	2.67	
OUT	36V	V D-F	1V	
V S	50V	η	87%	

(a) Compute the voltage and the current stress of MOSFET:

$$V = \sqrt[4]{2V} + N \times (V + V) + \Delta V$$

$$= \sqrt{2} \times 264V + 2.67 \times (38V + 1V) + 50V$$

$$= 527V$$

$$I_{MOS_PK_MAX} = I_{P_PK_MAX} = 1.038A$$
 $I = I = 0.289A$

(b) Compute the voltage and the current stress of secondary power diode

$$V_{_{D,R,MAX}} = \frac{\sqrt{2V_{_{AC_MAX}}} + V_{_{OUT}}}{\frac{1N}{_{PS}}} = \frac{\sqrt{2 \times 264V}}{2.67} + 38V$$
= 178V

$$I_{D_PK_MAX} = N_{PS} \times I_{P_PK_MAX} = 2.67 \times 1.038A = 2.77A$$

$$I_{D_AVG} = I_{OUT} = 0.32A$$

#4. Select the output capacitor C_{OUT}

Refer to Power Device Design

Conditions			
OUT	320mA	ΔI OUT	$0.3I_{\mathrm{OUT}}$
AC AC	50Hz	LED LED	12× 1.6Ω

The output capacitor is



$$\begin{split} C_{\text{out}} &= \sqrt{\frac{2I}{\frac{\text{out}}{\Delta I}})^2 - 1} \\ &= \sqrt{\frac{\frac{\text{out}}{4\pi I} \frac{\text{out}}{K}}{K}} \\ &= \sqrt{\frac{\left(\frac{2 \times 032A}{0.3 \times 0.32A}\right)^2 - 1}{4\pi \times 50 \text{Hz} \times 12 \times 1.6\Omega}} \\ &= 546 \mu \text{F} \end{split}$$

#5. Design RCD snubber

Refer to Power Device Design

Conditions				
OUT	38V	$\Delta V_{ m S}$	50V	
PS PS	2.67	L_K/L_M	1%	
OUT	12W			

The power loss of the snubber is

$$P_{\text{RCD}} = \frac{N_{\text{PS}} \times (V_{\text{OUT}} + V_{\text{D} \text{ F}}) + \Delta V_{\text{S}}}{\Delta V_{\text{S}}} \times \frac{L_{\text{K}}}{L_{\text{M}}} \times P_{\text{OUT}}$$

$$= \frac{2.67 \times (38V + 1V) + 50V}{50V} \times 0.01 \times 12W$$

$$= 0.37W$$

The resistor of the snubber is

$$\begin{split} R_{RCD} &= \frac{\left(N_{PS} \times (V_{DUT} + V_{DF}) + \Delta V_{S}\right)_{2}}{P_{RCD}} \\ &= \frac{\left(2.67 \times (38V + 1V) + 50V\right)^{2}}{0.37W} \\ &= 64k\Omega \end{split}$$

The capacitor of the snubber is

$$\begin{split} C_{RCD} &= \frac{N}{R} \underbrace{\frac{N}{f} \underbrace{\frac{OUT}{\Delta V}}_{C_{RCD}} \underbrace{\frac{D_{.F}}{\delta}}_{C_{.RCD}}}_{S_{.C_{.RCD}}} s \\ &= \underbrace{\frac{2.67 \times (38V + 1V) + 50V}{64k\Omega \times 100kHz \times 25V}}_{E_{.DF}} \end{split}$$

#6. Set VIN pin Refer to **Start up**

Condit ons			
BUS-MIN	90V × 1.414	BUS-MAX	264V× 1.414
ST	15μA (typical)	V IN-ON	16V (typical)
VIN-OVP	2mA (typical)	ST	500ms (designed by user)

(a) R_{ST} is preset

$$R_{ST} < \frac{V}{1} = \frac{90V \times 1.414}{15 \mu A} = 8.48 M\Omega$$



$$R_{ST} > \frac{V}{I} = \frac{264V \times 1.414}{VIN_{OVP}} = 186k\Omega$$

Set R_{ST}

$$R_{ST} = 250 k\Omega \times 3 = 750 k\Omega$$

(b) Design C_{VIN}

$$\begin{split} C_{\text{VIN}} &= \frac{\frac{(\frac{\text{BUS}}{\kappa_{\text{ST}}} - I_{\text{ST}}) \times t_{\text{ST}}}{V_{\text{VIN_ON}}}}{\frac{(90V \times 1.414}{750 \text{k}\Omega} - 15\mu\text{A}) \times 500 \text{ms}}{16V} \\ &= 4.83 \mu\text{F} \end{split}$$

Set CVIN

 $C_{VIN} = 20 \mu F$

#7 Set COMP pin

Refer to Internal pre-charge design for quick start up

Parameters designed				
K COMP	500Ω	COMP,IC	450mV	
COMPI	2μF	COMP2	100pF	

#8 Set current sense resistor to achieve ideal output current

Refer to Primary-side constant-current control

Known conditions at this step					
k	0.167	PS PS	2.67		
REF	0.3V	OUT	0.32A		

The current sense resistor is

$$R_{S} = \frac{k \times V \times N}{\frac{1}{0 \text{ out}}} PS$$

$$= 0.167 \times 0.3V \times 2.67 \ 0.32A$$

$$= 0.4\Omega$$

#9 set ZCS pin

Refer to Line regulation modification and Over Voltage Protection (OVP) & Open Loop Protection (OLP)

First identify $R_{\mbox{\scriptsize ZCSU}}$ need for line regulation.



Known conditions at this step				
68				
Parameters Designed				
ZCSU	100kΩ			

Then compute $R_{\mbox{ZCSD}}$

Conditions				
ZCS_OVP	1.42V	OVP	48V	
OUT	38V			
Parameters designed				
K ZCSU	100kΩ			
N_{S}	21	AUX	5	

$$\begin{split} R \\ & \times \frac{V}{\text{CCS_OVP}} \times \frac{N_S}{N_S}}{1 - \frac{V}{\text{OUT}}} \times \frac{N_S}{\text{IN}}} \times R \\ & = \frac{\frac{1.42V}{38V} \times \frac{21}{6}}{\frac{1.42V}{38V} \times \frac{21}{6}} \times 100 \text{k}\Omega \\ & = 18.62 \text{k}\Omega \\ \end{split} \\ R \\ & \times \frac{V}{\text{CCS_OVP}} \times \frac{N_S}{N_S} \times \frac{V}{\text{NS_OVP}} \times \frac{N_S}{\text{NS_OVP}} \times \frac{N_S}{\text$$

R_{ZCSD} is set to

R $_{ZCSD}$ =15 $k\Omega$

#10 set ADIM and PWM pin

Refer to Analog Dimming Mode Design

Training Dimming 112000 Debign				
Conditions				
V VIN,OFF	6V	PWM,ON	20 µ A	
PWM,OFF	10 µ A	Dim	100Hz	
Parameters design	ed			
Dim,high	10V			
V	100			

 $R_{\text{PWM,limit}} < \frac{V_{\text{Dim,high}}}{I_{\text{PWM,ON}}} = \frac{10 \text{ V}}{20 \mu A} = 500 \text{k}\Omega$

R is set to

 $R_{\text{PWM,limit}}\!\!=\!\!50k\Omega$



$$R_{PWM,up} \!\!<\! \frac{V_{VIN,OFF}}{I_{PWM,ON}} \; = \!\! \frac{6V}{20\mu A} \!\! = \! 300k\Omega \label{eq:pwmup}$$

So $R_{PWM,up}$ is set to


 $R_{PWM,up}=200k\Omega$

$$\frac{\text{Cadim} = \frac{1.25 \times 10^{-5}}{\text{fpwm}} \text{ F} \times \text{Hz} = \frac{1.25 \times 10^{-5}}{\text{fpwm}} \text{ F} \times \text{Hz} = 125 \text{nF}}{\text{fpwm}}$$

Hence C_{ADIM} is set to

 $C_{ADIM}=100nF$

#11 final result





2. PWM dimming design Example

#1. Identify design specification

Design Specification				
V _{AC} (RMS)	90V~264V	OUT	36V	
OUT	300mA	η	85%	
ΔV _{in}	0.18			

#2. Transformer design (N_{PS}, L_M)

Refer to Power Device Design

Conditions			
AC,MIN	90V	AC-MAX	264V
$\Delta V_{ m S}$	50V	MOS-(BR)DS	600V
OUT	10.8W	D,F	1V
Drain	100pF	I S-MIN	50kHz
DC,MIN	104V		

(a)Compute turns ratio N_{PS} first

$$\begin{split} N_{PS} \leq \frac{V \times 90\% - \sqrt{2}v_{\text{AC_MAX}} - \Delta v_{\text{S}}}{V + V} \\ = \frac{600V \times 0.92}{50V \ 36V + 1V} \\ = 2.99 \end{split}$$

N_{PS} is set to

$$N_{PS} = 2$$

 $(\mathbf{b})f_{S,MIN}$ is preset

$$f_{S MIN} = 50 \text{kHz}$$

(c) Compute the switching pe iod t_S and ON time t₁ at the peak of input voltage.

$$\begin{split} t_{S} &= \frac{1}{t_{S \; MIN}} = 20 \mu s \\ t_{1} &= \frac{t_{\;S} \times N_{\;PS} \times (V_{OUT} + V_{D \;\;F})}{\sqrt{2} \, v_{ACMIN} - PS \times (V_{OUT} + V_{D \;\;F})} \\ &= \frac{20 \mu s \times 2 \times (36 V + 1 V)}{\sqrt{2} \times 90 V + 2 \times (36 V + 1 V)} \\ &= 9 \mu s \end{split}$$

(d) Compute the inductance L_{M}



$$L_{M} = \frac{V_{AC}^{2} _{MIN} \times t_{1}^{2} \times \eta}{2P_{OUT} \times t_{S}}$$
$$= \frac{90 V^{2} \times 9 \mu s^{2} \times 0.85}{2 \times 10.8W \times 20 \mu s}$$
$$= 1.3 mH$$

Set

$$L_{M} = 1.2 \text{mH}$$

(e) Compute the quasi-resonant time t₃

$$t_3 = \pi \times \sqrt{L_M \times C_{Drain}}$$

$$= \pi \times \sqrt{1.2mH \times 100pF}$$

$$= 1.09us$$

(f) Compute primary maximum peak current I_{P-PK-MAX}

$$I_{P_{P}K_MAX} = \frac{P_{OUT} \times \left[\frac{L_{M}}{v_{DC_MIN}} + \frac{L_{M}}{P_{S}} \right]}{L_{M} \times \eta}$$

$$+ \frac{\sqrt{P_{OUT}^{2} \times \left[\frac{L_{M}}{v_{DC_MIN}} + \frac{L_{M}}{P_{S}} \right]^{2} + L_{M} \times \eta \times P_{OUT} \times t}}{L_{M} \times \eta}$$

$$= 0.624A$$

Adjust switching period t $_{_{S}}$ and ON time t $_{_{1}}$ to t' $_{_{S}}$ and t' $_{_{1}}$

$$\begin{split} t_{s}' &= \frac{\eta \times L_{M} \times I_{P}^{2} \ _{PK \ M} AX}{2r} \\ &= \frac{0.85 \times 1.2 mH \times 0.624 A^{2}}{2 \times 10.8 W} \\ &= 18.38 \mu s \\ L \times I_{M \ P_{PK_MAX}} \\ t_{1}' &= \overline{V_{DC \ MIN} \times (1 - \Delta Vin)} \\ &= \frac{1.2 mH \times 0.624 A}{104 V} \\ &= 7.19 \mu s \end{split}$$

Compute primary maximum RMS current I_{P-RMS-MAX}

$$I_{\text{P_RMS_MAX}} \approx \sqrt{\frac{t_1'}{3t_s'}} \times I_{\text{P_PK_MAX}} = \sqrt{\frac{7.19 \mu s}{3 \times 18.38 \mu s}} \times 0.624 A = 0.225 A$$

(g) Compute secondary maximum peak current and the maximum RMS current.

$$I_{S_PK_MAX} = N_{PS} \times I_{P_PK_MAX} = 2 \times 0.624A = 1.248A$$



$$t'=t'-t'-t$$
 =18.38 μ s-7.19 μ s-1.088 μ s=10.12 μ s

$$I_{\text{S,RMS,MAX}} \approx \sqrt{\frac{t_2'}{3t_s'}} \times I_{\text{S_PK_MAX}} = \sqrt{\frac{10.12 \mu s}{3 \times 18.38 \mu s}} \times 1.248 A = 0.534 A$$

#3. Select power MOSFET and secondary power diode

Refer to Power Device Design

Known conditions at this step				
AC-MAX 264V PS 2				
OUT	36V	D-F	1V	
V_{S}	50V	η	85%	

(a) Compute the voltage and the current stress of MOSFET:

$$V_{\text{MOS_DS_MAX}} = \sqrt{2V}_{\text{AC_MAX}} + N \times (V + V) + \Delta V$$

$$= \sqrt{2} \times 264V + 2 \times (36V + 1V) + 50V$$

$$= 497V$$

$$I = I = 0.624A$$

$$= 0.624A$$

$$I_{\text{MOS_RMS_MAX}} = I_{\text{P_RMS_MAX}} = 0.224A$$

(b) Compute the voltage and the current stress of secondary power diode

$$V_{\text{drmax}} = \frac{2V}{\frac{1N}{1N}} + V_{\text{ort}}$$

$$= \sqrt{\frac{2 \times 264V}{2}} + 36V$$

$$= 223V$$

$$I_{D_PK_MAX} = I_{S_PK_MAX} = 1.248A$$

$$I_{D_{_AVG}} = I_{OUT} = 0.3A$$

#4. Select the output capacitor C_{OUT}

Refer to Power Device Design

Conditions			
$\Delta V_{ m OUT}$	360mV		

The output capacitor is
$$R_{\text{Cout,ESR}} = \frac{\Delta V_{\text{OUT}}}{I} = \frac{50 \text{mV}}{1.284 \text{A}} = 280 \text{m}\Omega$$

#5. Design RCD snubber

Refer to Power Device Design



Conditions				
OUT	36V	$\Delta V_{ m S}$	50V	
N PS	2	L_K/L_M	1%	
OUT	10.8W			

The power loss of the snubber is

$$\begin{split} P_{\text{\tiny RCD}} &= \frac{1}{N_{\text{\tiny PS}} \times (V_{\text{\tiny OUT}} + V_{\text{\tiny D} \text{\tiny F}}) + \Delta V_{\text{\tiny S}}}{\Delta V_{\text{\tiny S}}} \times \frac{L_{K}}{L_{M}} \times P_{\text{\tiny OUT}} \\ &= \frac{2 \times (36V + 1V) + 50V}{50V} \times 0.01 \times 10.8W \\ &= 0.27W \end{split}$$

The resistor of the snubber is

$$\begin{split} R_{\text{RCD}} &= \frac{\left(N \times \left(V + V\right) + \Delta V\right)_{2}}{P_{\text{RCD}}} \text{s}} \\ &= \frac{\left(2 \times \left(36V + 1V\right) + 50V\right)^{2}}{0.27W} \\ &= 60 \text{k}\Omega \end{split}$$

The capacitor of the snubber is

$$C_{RCD} = \frac{N}{R} \times (V + V) + \Delta V$$

$$C_{RCD} = \frac{PS}{R} \int_{RCD}^{OUT} \int_{C_{RCD}}^{D F} \int_{S}^{S}$$

$$= \frac{-2 \times (36V + 1V) + 50V}{60k\Omega \times 100kHz \times 25V}$$

$$= 830pF$$

#6. Set VIN pin

Refer to Start up

Conditions				
V BUS-MIN	104V	BUS-MAX	264V× 1.414	
ST	15μA (typical)	IN-ON	16V (typical)	
VIN-OVP	2mA (typical)	ST	500ms (designed by user)	

(a)
$$R_{ST}$$
 is preset $V = \frac{90V \times 1.414}{I_{ST}} = 8.48M\Omega$,
$$R_{ST} < \frac{V}{I_{ST}} = \frac{15\mu A}{15\mu A} = 8.48M\Omega$$
,
$$R_{ST} > \frac{V}{I} = \frac{264V \times 1.414}{15\mu A} = 186k\Omega$$

Set R_{ST}

 $R_{ST} = 250k\Omega \times 3 = 750k\Omega$



(b) Design C_{VIN}

$$C_{\text{VIN}} = \frac{\left(\frac{RUS}{\kappa_{ST}} - I_{ST}\right) \times t_{ST}}{V_{\text{VIN_ON}}}$$

$$= \frac{\left(\frac{104V}{750k\Omega} - 15\mu\text{A}\right) \times 500\text{ms}}{16V}$$

$$= 3.86\mu\text{F}$$

Set C_{VIN}

 $C_{VIN} = 20 \mu F$

#7 Set COMP pin

Refer to Internal pre-charge design for quick start up

Parameters designed					
COMP	500Ω	COMP,IC	450mV		
COMP1	10nF	COMP2	100pF		

#8 Set current sense resistor to achieve ideal output current

Refer to **Primary-side constant-current control**

Known conditions at this step			
k	0.167	IN PS	2
REF	0.3V	OUT	0.3A

The current sense resistor is

$$\begin{split} R\,s = & \frac{k \times V \times N}{\frac{I}{0 \text{UUT}}} \text{ ps} \\ = & \frac{0.167 \times 0.3V \times}{2 \text{ } 0.3A} \\ = & 0.334 \Omega \end{split}$$

#9 set ZCS pin

Refer to Line regulati n modification and Over Voltage Protection (OVP) & Open Loop Protection (OLP)

First identify $R_{\mbox{ZCSU}}$ need for line regulation.

Known conditions at this step			
k ₂	68		
Parameters Designed			
X ZCSU	100kΩ		

Then compute R_{ZCSD}

	ECOD			
Conditions				
ZCS_OVP	1.42V	OVP	48V	



V OUT	38V			
Parameters designed				
ZCSU	100kΩ			
N S	21	N AUX	5	

$$\begin{split} R \\ & \times \frac{V}{V_{OUT}} \times \frac{N_S}{IN} \times R \\ & \times \frac{V_{OUT}}{1 - \frac{V_{OUT}}{V}} \times \frac{N_S}{IN} \times R \\ & \times \frac{1 - \frac{V_{OUT}}{V}}{V_{OUT}} \times \frac{N_S}{IN} \times R \\ & = \frac{\frac{1.42V}{38V} \times 21}{38V \times 6} \times 100 \text{k}\Omega \\ & \times \frac{1 - \frac{1.42V}{38V} \times 21}{6} \\ & = 18.62 \text{k}\Omega \\ V \\ R \\ & \times \frac{V_{OVP}}{V_{OVP}} \times \frac{N_S}{IN} \times R \\ & \times \frac{V_{OVP}}{V_{OVP}} \times \frac{N_S}{IN} \times R \\ & \times \frac{1 - \frac{V_{OVP}}{V_{OVP}} \times \frac{N_S}{IN}}{V_{OVP}} \times \frac{1.42V}{AUX} \times \frac{21}{48V} \\ & \times \frac{1 - \frac{1.42V}{48V} \times 21}{5} \times 100 \text{k}\Omega \\ & \times \frac{1 - \frac{1.42V}{48V} \times 21}{5} \\ & = 14.19 \text{k}\Omega \end{split}$$

R_{ZCSD} is set to

R $_{ZCSD}$ =15 $k\Omega$

#10 set ADM and PWM pin

Refer to PWM Dimming Mode Design

Treated to 1 THILD MANAGE TO BE TO B				
Conditions				
V VIN,OFF	6V			
Parameters designed				
ADIM,up	200kΩ			

#11 set input bus capacit r

Refer to **Input BUS** apacitor (C_{BUS})

Conditions			
r IN	10.8W	AC,MIN	90V

 $C_{BUS} = P_{IN} \times 3\mu F/W = 10.8W \times 3\mu F/W = 32.4\mu F$


C_{BUS} is set to

 $C_{BUS}=33\mu F$

#11 final result










SO8 Package Outline & PCB Layout Design



N tes: All dimensions are in millimeters. All dimensions don't include mold flash & metal burr.

Silergy Corp